Programmable delay timing calibrator for high speed data interfa

Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

713503, G06F 112

Patent

active

060414197

ABSTRACT:
A graphics processing system incorporates a calibrator module into the system. As a memory module continuously transmits a model data signal, the calibrator module automatically increments the number of stages of delay, which are integrated into a delayed clock signal. Each delayed clock signal triggers the sampling of the model data signal by a plurality of latches. The calibrator module compares each of these sampled data signals with the original model data signals. If the delayed clock signal is properly aligned with the model data signal to cause the two signals to match, the calibrator module stores a result signal in a "1" logic state. If the delayed clock signal is misaligned with the model data signal, the calibrator module will store the result signal in a "0" logic state. When all of the possible stages of delay have been activated by the calibrator module and the corresponding sampled data signals analyzed, a processor module determines the optimum number of stages of delay needed for proper alignment of the delayed clock signal with the transmitted model data signal

REFERENCES:
patent: 5020038 (1991-05-01), Swapp et al.
patent: 5045811 (1991-09-01), Lewis
patent: 5376849 (1994-12-01), Dickol et al.
patent: 5523792 (1996-06-01), Ciardi et al.
patent: 5692165 (1997-11-01), Jeddeloh et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Programmable delay timing calibrator for high speed data interfa does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable delay timing calibrator for high speed data interfa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable delay timing calibrator for high speed data interfa will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-738951

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.