Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-05-19
1998-01-27
Niebling, John
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438628, 438629, 438643, 438648, 438660, 438661, 438670, H01L 2129
Patent
active
057122075
ABSTRACT:
A process for forming aluminum interconnect structures has been developed, that concentrates on alleviating the effects of the poor step coverage of the interconnect metallization, that develops in areas where aluminum overlies tungsten filled contact holes. A high pressure treatment of the aluminum based metallization layer is performed at pressures in the range of 50 to 120 Mega-pascal, to improve the coverage of the aluminum based layer, specifically in seams or voids in the underlying tungsten plugs.
REFERENCES:
patent: 5219790 (1993-06-01), Miyatake
patent: 5308792 (1994-05-01), Okabayashi et al.
patent: 5332691 (1994-07-01), Kinoshita et al.
patent: 5407861 (1995-04-01), Marangnon et al.
patent: 5422310 (1995-06-01), Ito
patent: 5527736 (1996-06-01), Huang et al.
patent: 5529955 (1996-06-01), Hibino et al.
patent: 5552340 (1996-09-01), Lee et al.
Mizobuchi et al, "Application of force fill Al-plug technology to 64 Mb DRAM and 0.35 mum logic", 1995 Symposium on VLSI Technology, Digest of Technical Papers, Kyoto, Japan, Jun. 6-8, 1995.
Dixit et al, "A novel high pressure low temperature aluminum plug technology for sub 0.5 mu m contact/via geometries", International Electron Devices Meeting 1994, San Francisco, CA, Dec. 11-14, 1994.
S. Wolf, "Silicon Processing for the VLSI Era, vol. 1", Lattice Press 1986, pp. 184-185.
Z. Shterenfeld-Lavie et al, "A 3-Level, 0.35 micron interconnection process using an innovative, high pressure aluminum plug technology", 1995 VMIC Conference, Jun. 27-29, pp. 31-37, Jun. 1995.
Lee Chung-Kuang
Shieh Pi-Chen
Tseng Pin-Nan
Ackerman Stephen B.
Bilodeau Thomas G.
Niebling John
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Profile improvement of a metal interconnect structure on a tungs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Profile improvement of a metal interconnect structure on a tungs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Profile improvement of a metal interconnect structure on a tungs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-342055