Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-06-22
2004-06-01
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S166000, C438S301000, C438S308000, C438S933000
Reexamination Certificate
active
06743680
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to integrated circuits (ICs) and methods of manufacturing integrated circuits. More particularly, the present invention relates to a method of manufacturing integrated circuits having transistors with specialized channel regions.
Integrated circuits (ICs), such as, ultra-large scale integrated (ULSI) circuits, can include as many as one million transistors or more. The ULSI circuit can include complementary metal oxide semiconductor (CMOS) field effect transistors (FETS). The transistors can include semiconductor gates disposed above a channel region and between drain and source regions. The drain and source regions are typically heavily doped with a P-type dopant (boron) or an N-type dopant (phosphorous).
The drain and source regions generally include a thin extension that is disposed partially underneath the gate to enhance the transistor performance. Shallow source and drain extensions help to achieve immunity to short-channel effects which degrade transistor performance for both N-channel and P-channel transistors. Short-channel effects can cause threshold voltage roll-off and drain-inducted barrier-lowering. Shallow source and drain extensions and, hence, controlling short-channel effects, are particularly important as transistors become smaller.
Conventional techniques utilize a double implant process to form shallow source and drain extensions. According to the conventional process, the source and drain extensions are formed by providing a transistor gate structure without sidewall spacers on a top surface of a silicon substrate. The silicon substrate is doped on both sides of the gate structure via a conventional doping process, such as, a diffusion process or an ion implantation process. Without the sidewall spacers, the doping process introduces dopants into a thin region just below the top surface of the substrate to form the drain and source extensions as well as to partially form the drain and source regions.
After the drain and source extensions are formed, silicon dioxide spacers, which abut lateral sides of the gate structure, are provided over the source and drain extensions. With the silicon dioxide spacers in place, the substrate is doped a second time to form deep source and drain regions. During formation of the deep source and drain regions, further doping of the source and drain extensions is inhibited due to the blocking characteristic of the silicon dioxide spacers. The deep source and drain regions are necessary to provide sufficient material to connect contacts to the source and drain regions.
As transistors become smaller, it is desirous to increase the charge carrier mobility in the channel region. Increasing charge carrier mobility increases the switching speed of the transistor. Channel regions formed from materials other than silicon have been proposed to increase charge carrier mobility. For example, conventional thin film transistors which typically utilize polysilicon channel regions have been formed on a silicon germanium (Si—Ge) epitaxial layer above a glass (SiO
2
) substrate. The Si—Ge epitaxial layer can be formed by a technique in which a semiconductor thin film, such as, an amorphous silicon hydride (a-Si:H), an amorphous germanium hydride (a-Ge:H) or the like is melted and crystallized by the irradiation of pulse laser beams.
In a bulk type device, such as, a metal oxide semiconductor field effect transistor (MOSFET), the use of Si—Ge materials could be used to increase charge carrier mobility, especially hole type carriers. A channel region containing germanium can have carrier mobility 2-5 times greater than a conventional Si channel region due to reduced carrier scattering and due to the reduced mass of holes in the germanium-containing material. According to conventional Si—Ge formation techniques for bulk-type devices, a dopant implanted molecular beam epitaxy (MBE) technique forms a Si—Ge epitaxial layer. However, the MBE technique requires very complicated, very expensive equipment and is not feasible for mass production of ICs.
Thus, there is a need for an integrated circuit or electronic device that includes channel regions with higher channel mobility. Further still, there is a need for transistors with a thin Si—Ge channel region and deep source and drain regions. Even further still, there is a need for a method of manufacturing a transistor having a thin Si—Ge channel region on a bulk-type semiconductor substrate.
SUMMARY OF THE INVENTION
An exemplary embodiment relates to a method of manufacturing an integrated circuit. The method includes providing an amorphous semiconductor material, annealing the amorphous semiconductor material, and doping to form source and drain regions. The amorphous semiconductor material contains germanium and is provided above a bulk substrate of semiconductor material. Excimer laser annealing the amorphous semiconductor material forms a single crystalline semiconductor layer containing germanium. The source and drain regions can be formed by doping the single crystalline semiconductor layer and the substrate at a source location and a drain location. A channel region between the source region and the drain region includes a thin semiconductor germanium region.
Another exemplary embodiment relates to a method of manufacturing an ultra-large scale integrated circuit including a transistor. The method includes steps of depositing a silicon germanium material above a top surface of a semiconductor substrate, annealing the silicon germanium material, depositing a silicon material above the silicon germanium material, annealing the silicon material, and providing a source region and a drain region for the transistor. The source region and the drain region are deeper than a combined thickness of the silicon germanium material and the silicon material.
Still another embodiment relates to a process of forming a transistor with a silicon germanium channel region. The process includes depositing a thin amorphous silicon germanium material, annealing the silicon germanium material, depositing a thin amorphous silicon material, annealing the silicon material, and providing a source region and a drain region for the transistor. The thin amorphous silicon germanium material is provided above a top surface of a semiconductor substrate. Annealing the silicon germanium material forms single crystalline silicon germanium material. The thin amorphous silicon material is provided above the single crystalline silicon germanium material. Annealing the silicon material forms single crystalline silicon material. The source and drain region extend into the substrate.
Yet another embodiment relates to a transistor. The transistor includes source and drain regions disposed in a bulk semiconductor substrate. The transistor also includes a silicon-germanium channel region between the source and drain regions.
REFERENCES:
patent: 4046618 (1977-09-01), Chaudhari et al.
patent: 4174521 (1979-11-01), Neale
patent: 4272880 (1981-06-01), Pashley
patent: 4381201 (1983-04-01), Sakurai
patent: 4697333 (1987-10-01), Nakahara
patent: 4710478 (1987-12-01), Yoder et al.
patent: 4849033 (1989-07-01), Vander Sande et al.
patent: 4975387 (1990-12-01), Prokes et al.
patent: 4994866 (1991-02-01), Awano
patent: 4996574 (1991-02-01), Shirasaki
patent: 5008211 (1991-04-01), Yamazaki
patent: 5019882 (1991-05-01), Solomon et al.
patent: 5036374 (1991-07-01), Shimbo
patent: 5041884 (1991-08-01), Kumamoto et al.
patent: 5114876 (1992-05-01), Weiner
patent: 5128732 (1992-07-01), Sugahara et al.
patent: 5155571 (1992-10-01), Wang et al.
patent: 5321286 (1994-06-01), Koyama et al.
patent: 5346834 (1994-09-01), Hisamoto et al.
patent: 5414288 (1995-05-01), Fitch et al.
patent: 5420048 (1995-05-01), Kondo
patent: 5451798 (1995-09-01), Tsuda et al.
patent: 5461250 (1995-10-01), Burghartz et al.
patent: 5482877 (1996-01-01), Rhee
patent: 5497018 (1996-03-01), Kajita
patent: 5554870 (1996-09-01), Fitch et al.
patent: 5581101 (1996-12-01), Ning et al.
patent: 5591653 (1997-01-01), Samesh
Advanced Micro Devices , Inc.
Foley & Lardner LLP
Niebling John F.
Roman Angel
LandOfFree
Process for manufacturing transistors having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for manufacturing transistors having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing transistors having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3361718