Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-07-03
1998-12-22
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438253, H01L 218242
Patent
active
058518711
ABSTRACT:
A process for manufacturing integrated capacitors in CMOS technology, comprising the steps of: producing, in a substrate of semiconductor material having a first type of conductivity, at least one well with the opposite type of conductivity, defining the active areas, producing insulation regions, depositing a first conducting layer of polycrystalline silicon adapted to form the gate regions and the lower plates of the capacitors, depositing a layer of silicon oxide at low temperature, to form the dielectric of the capacitors, depositing a second layer of polycrystalline silicon to form the second plate of the capacitors, shaping the polycrystalline silicon and silicon oxide layers, implanting and diffusing the source and drain regions of the CMOS transistors, providing the insulation layer, the metallic connecting layer, and final covering with a layer of protective insulation.
REFERENCES:
patent: 4002512 (1977-01-01), Lim
patent: 4359490 (1982-11-01), Lehrer
patent: 4371587 (1983-02-01), Peters
patent: 4419385 (1983-12-01), Peters
patent: 4441249 (1984-04-01), Alspector et al.
patent: 4459740 (1984-07-01), Schwabe et al.
patent: 4577390 (1986-03-01), Haken
patent: 4589056 (1986-05-01), Stimmell
patent: 4604150 (1986-08-01), Lin
patent: 4686552 (1987-08-01), Teng et al.
patent: 4794563 (1988-12-01), Maeda
patent: 4810673 (1989-03-01), Freeman
patent: 4814291 (1989-03-01), Kim et al.
patent: 4874716 (1989-10-01), Rao
patent: 4971924 (1990-11-01), Tigelaar et al.
patent: 5006480 (1991-04-01), Chang et al.
patent: 5096847 (1992-03-01), Park et al.
patent: 5173437 (1992-12-01), Chi
patent: 5244825 (1993-09-01), Coleman et al.
Sze, VLSI technology, pp. 93-95, 99-100, 107-108, 116, 125-126, 1983.
8257B Journal of Vacuum Science & Technology/Section B vol. 5 No. 6+ index, Woodbury, N.Y., 1987, Low Pressure Deposition of high quality SiO.sub.2 films by pyrolysis of tetraethyorthosilicate F.S.Becker, D.Pawlik, H.Anzinger & A.Spitzer, pp. 1555-1563.
Journal of Electroche:society., vol. 126, No. 6 (1979) pp. 1042-1046 The deposition of silicon dioxide films at reduced pressure; A.C.Adams.
Solid State Technology, pp. 72-82, Mar. 1981, Stephen C. Su "Low-Temperature Silicon Processing Techniques for VLSIC Fabrication".
Elsevier Science Publishers B.V. (North Holland), 1983 H. L. Peek, Philips Research Laboratories, "The Characterization and Technology of Deposited Oxides for EEPROM".
Wolf, Silicon Processing for VLSI Era, vol. 1, pp. 182-184, 1986.
SGS-Thomson Microelectronics S.R.L.
Tsai Jey
LandOfFree
Process for manufacturing integrated capacitors in MOS technolog does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for manufacturing integrated capacitors in MOS technolog, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing integrated capacitors in MOS technolog will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2046841