Process for manufacturing electronic devices having...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S258000, C438S593000

Reexamination Certificate

active

06573130

ABSTRACT:

TECHNICAL FIELD
The present invention relates to a process for manufacturing electronic devices having non-salicidated non-volatile memory cells, non-salicidated HV transistors and salicidated-junction LV transistors.
BACKGROUND OF THE INVENTION
In advanced processes (gate lengths not exceeding 0.35 &mgr;m) the need has arisen to integrate EEPROM-type non-volatile memories in high-speed devices that use the technique of saliciding the diffusions. This technique is based on the use of a layer of “salicide” (self-aligned silicide) that reduces the resistivity of the junctions. The salicide layer (typically of titanium but also of cobalt or another transition metal) is formed by depositing a titanium layer on the entire device surface and carrying out a heat treatment phase that causes titanium to react with silicon, left bare on the junctions and the gate regions, so as to form titanium silicide. The unreacted titanium (that deposited on oxide regions for example) is then etched away using a suitable solution leaving titanium silicide intact. In this way both the gate regions and the junctions have in parallel a silicide layer of low resistivity (approx. 3-4&OHgr;/square) which enables the transistor series resistance to be reduced. The “salicide” technique is described, for example, in the article “Application of the self-aligned titanium silicide process to very large-scale integrated n-metal-oxide-semiconductor and complementary metal-oxidesemi-conductor technologies” by R. A. Haken in J. Vac. Sci. Technol. B, vol. 3, No. 6, November/December 1985.
The high voltages required for programming non-volatile memories (greater than 16 V) are, however, incompatible with saliciding the diffusions of the memory cells, since the breakdown voltage of salicidated junctions is less than 13 V.
Process flows permitting integration of non-volatile memory cells and high-speed transistors with salicidation have been investigated; however, this integration is difficult because these components have different characteristics and require different process steps.
SUMMARY OF THE INVENTION
The invention provides a process for manufacturing non-volatile cells and high-speed transistors with a small number of masks that is easy to implement and offers possible lower costs.


REFERENCES:
patent: 4390971 (1983-06-01), Kuo
patent: 4811078 (1989-03-01), Tigelaar et al.
patent: 5472887 (1995-12-01), Hutter et al.
patent: 5933730 (1999-08-01), Sun et al.
patent: 6022778 (2000-02-01), Contiero et al.
patent: 6074916 (2000-06-01), Cappelletti
patent: 6087211 (2000-07-01), Kalnitsky et al.
patent: 6121079 (2000-09-01), Kim
patent: 6159795 (2000-12-01), Higashitani et al.
patent: 0 216 053 (1987-04-01), None
patent: 0 811 983 (1997-12-01), None
patent: 09283643 (1997-10-01), None
Shiba and Kubota, “Downscaling of Floating-Gate EEPROM Modules for ASIC Applications,”Electroncis and Communications in Japan, Part 2 75(12), pp. 67-76, 1992.
Wolf, Stanley and Richard N. Tauber,Silicon Processing for the VLSI Era, vol. 3, Lattice Press, Sunset Beach, California, 1986, pp. 608-611.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for manufacturing electronic devices having... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for manufacturing electronic devices having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing electronic devices having... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3154558

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.