Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-06-11
2004-10-19
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S302000, C438S433000, C438S524000, C438S525000, C438S527000
Reexamination Certificate
active
06806131
ABSTRACT:
BACKGROUND
1. Field of the Invention
The present invention relates to a process for manufacturing a DMOS transistor.
2. Description of the Related Technology
Such a process is known from the printed publication U.S. Pat. No. 5,539,238. Here, a DMOS transistor with a deep trench structure is generated, with the doped regions adjoining the side walls and the base region representing the so-called drift zone of the transistor. Due to the partially vertical implementation of the drift zone along the side walls of the trench, the length of the transistor can be reduced. The disadvantage in this process is that for an applied blocking voltage inhomogeneities in the course of the potential occur on the edges of the trench structure, which cause an undesirable reduction in the transistor blocking voltage. Furthermore, the total length of the drift region is not decreased but only subdivided into a vertical and a lateral share, that is, the specific turn-on resistance Rsp=Rdson/region is not decreased, rather the side walls can only be doped insufficiently; and the specific turn-on resistance, and thus the surface area used by the transistor, are increased.
A further process is known from the printed publication EP 0 837 509 A1. Here, a self-adjusted drift region is generated in a DMOS transistor below a LOCOS oxide. The disadvantage is that the doping of the drift region is introduced before oxidation and that the share of the doping agent diffusing into the oxide can be determined with some imprecision only. In addition, the high temperature load during oxidation causes a wide distribution of the doping agent, which in turn leads to a higher imprecision in the doping agent concentration. Furthermore, a large silicon thickness is required underneath the oxide in order to increase the blocking voltage by means of the so-called “RESURF” effect. Overall, the process scatterings increase the scatter in the electrical parameters of the transistor.
One development aim in the area of DMOS transistors is to manufacture space-saving structures which, for an applied blocking voltage, feature low field strengths, in order to avoid a generation of load carriers that lead to a breakthrough within the component. A further aim in the development of DMOS transistors is to achieve a low specific turn-on resistance, Rsp, in order to reduce the spatial area required by such an integrated circuit in the case of integrated circuits where DMOS transistors take up a significant part of the total chip surface area.
SUMMARY OF THE INVENTION
The present invention is based on the task to state a process by means of which DMOS transistors can be provided on a compact surface area for high blocking voltages.
The above object has been achieved according to the invention by a process as defined in the claims.
In accordance with the above, the invention essentially provides a process wherein a trench-shaped structure is generated in a DMOS transistor where, by selecting the doping agent profile within the region of the trench-shaped structure, a high breakthrough voltage for a low lateral expansion of the DMOS transistor is achieved. As produced by this process, a semiconductor body of a first conductivity type features a surface layer in which a source region and a drain region of a second conductivity type, and a first well region of a first conductivity type that encloses the source region, and a second well region of a second conductivity type that encloses the drain region, are formed. Furthermore, a body region is formed between the first well region and the second well region in the semiconductor body. Also, on the surface of the semiconductor body, a gate region is formed, which—starting at the source region—extends across the first well region. Still further, starting at the surface of the semiconductor body the trench-shaped structure is formed in a part of the surface layer. In the floor region of the trench-shaped structure, a doping of a second conductivity type with a first concentration, and in the source-end side wall of the trench-shaped structure a doping of the second conductivity type with a second concentration, and in the drain-end side wall of the trench-shaped structure a doping of the second conductivity type with a third concentration, are generated.
An essential advantage of the new process is that, due to the different concentration of the doping agent in the source-end side wall compared to the drain-end side wall in connection with the doping agent concentration in the floor region of the trench-shaped structure, which together define the drift range of the transistor, a simple optimization within a parameter field essentially determined by the specific turn-on resistance Rsp, breakthrough voltage Vbreak, and the size and shape of the SOA (safe-operation-area), can be carried out. In particular for driver structures it thus becomes possible to generate transistors with a compact total area. Furthermore, the RESURF effect can be optimized particularly advantageously with regard to: starting point, using different doping agent concentrations; strength, by means of an adjustable vertical distribution of the potential gradient for the applied blocking voltage. As doping is effected only after silicon etching with a low implantation energy, and no thick LOCOS-oxide with a high temperature load is generated next, spatially highly doped regions can be generated along a short vertical route underneath the floor of the trench-shaped structure; these spatially highly doped regions form a buried current path with low resistance. As the doping of the floor—by means of the RESURF-effect in connection with the doping course in the source-end side wall—has an essential influence on the breakthrough voltage in a blocking as well as in a switched on condition, whilst the drain-end doping agent course has an essential influence on the turn-on resistance Rdson, an adaptation of the doping profiles along the trench-shaped structure to the electrical requirements is particularly advantageous. Furthermore, the space used by the transistors is reduced as, due to the self-adjustment in connection with a simultaneously reduced temperature load compared with a LOCOS oxidation, the process scattering of the doping agent profiles introduced into the trench-shaped structure are reduced.
In a further embodiment of the process, it is advantageous to expand the region of the second well in the direction of the source and to generate the trench-shaped structure partially or wholly within the region of the second well. The further the second well extends in the direction of the source, the more the specific turn-on resistance Rsp is reduced, as the floor region of the trench-shaped structure and the second well feature the same doping polarity. It is advantageous here, underneath the trench-shaped structure in the vicinity of the source-end floor region between the second well and the body region, to increase the breakthrough voltage by forming a lateral PN junction utilizing the RESURF effect. As the body region concentration is lower than that of the two well dopings, the spatial charge zone expands into the body region when blocking voltage is applied.
In a further embodiment of the process, an extension region is generated underneath the drain-doping region, which extension region completely encloses the drain region, with the doping of the extension region being of the same conductivity type, but featuring a lower concentration than the drain region. In addition to the suppression of a drain-end breakthrough, the reduction of the resistance within the drain-end side wall region reduces the specific turn-on resistance Rsp. The specific turn-on resistance Rsp is reduced particularly strongly if the extension region and/or the drain-end region connect immediately to the drain-end side wall of the trench-shaped structure.
Investigations carried out by the applicant have shown that in the breakthrough region of the transistor, by means of a distance between the drain-end side wall of the trench-shaped structure
Bromberger Christoph
Dietz Franz
Dudek Volker
Graf Michael
Herrfurth Joern
ATMEL Germany GmbH
Fasse W. F.
Fasse W. G.
Niebling John F.
Pompey Ron
LandOfFree
Process for manufacturing a DMOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for manufacturing a DMOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing a DMOS transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3261062