Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-05-17
2000-10-17
Booth, Richard
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
H01L 218247
Patent
active
061330981
ABSTRACT:
An fast program, ultra-high density, dual-bit, multi-level flash memory process, which can be applied to a ballistic step split gate side wall transistor, or to a ballistic planar split gate side wall transistor, which enables program operation by low voltage requirement on the floating gate during program is described. Two side wall floating gates are paired with a single word line select gate, and word lines are arranged to be perpendicular both the bit lines and control gate lines. Two adjacent memory cells on the same word line do not require an isolation region. Also, the isolation region between adjacent memory cells sharing the same bitline is defined by the minimum lithography feature, utilizing a self align fill technique. Adjacent memory cells on the same word line share bitline diffusion as well as a third poly control gate. Control gates allow program and read access to the individual floating gate. In addition to the dual-bit nature of the cell, density can be even further improved by multi-level storage. In one embodiment, the dual multi-level structure is applied to the ballistic step split gate side wall transistor. In a second embodiment, the dual multi-level structure is applied to the ballistic planar split gate side wall transistor. Both types of ballistic transistors provide fast, low voltage programming. The control gates are used to override or suppress the various threshold voltages on associated floating gates, in order to program to and read from individual floating gates. The targets for this non-volatile memory array are to provide the capabilities of high speed, low voltage programming (band width) and high density storage.
REFERENCES:
patent: 5063172 (1991-11-01), Manley
patent: 5278439 (1994-01-01), Ma et al.
patent: 5284784 (1994-02-01), Manley
patent: 5494838 (1996-02-01), Chang et al.
patent: 5550073 (1996-08-01), Hong
patent: 5654917 (1997-08-01), Ogura et al.
patent: 5989960 (1999-11-01), Fukase
patent: 6051860 (2000-04-01), Odanaka et al.
Ogura et al., "Low Voltage, Low Current, High Speed Program Step Split Gate Cell with Ballistic Direct Injection to EEPROM/Flash", IEDM (1998), pp. 987-990.
Ogura Seiki
Ogura Tomoko
Ackerman Stephen B.
Booth Richard
Halo LSI Design & Device Technology, Inc.
Pike Rosemary L. S.
Saile George O.
LandOfFree
Process for making and programming and operating a dual-bit mult does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for making and programming and operating a dual-bit mult, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for making and programming and operating a dual-bit mult will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-467992