Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-07-14
1998-12-22
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438255, H01L 218242
Patent
active
058518754
ABSTRACT:
Exemplary embodiments of the present invention teach a structure and process for forming an array of storage capacitors for a memory array in a memory semiconductor device. The process comprises the steps of: forming a first set of individual storage node plates for a first set of storage capacitors; forming storage node pillars that alternate in position with the individual storage node plates of the first set of individual storage node plates, the storage node pillars being approximately equal in height to neighboring storage node plates; forming a second set of individual storage node plates for a second set of storage capacitors, each individual storage node plate of the second set physically connecting to an individual storage node pillar; forming a cell dielectric material on the first and second sets of individual storage node plates; and forming a second capacitor plate over the first and second sets of individual storage node plates. The resulting structure comprises: conductive word lines running in a generally parallel direction to one another; a first set of individual storage node plates for a first set of storage capacitors; storage node pillars that alternate in position with individual storage node plates of the first set of individual storage node plates, the storage node pillars being approximately equal in height to neighboring storage node plates; a second set of individual storage node plates for a second set of storage capacitors, each individual storage node plate of the second set physically connecting to an individual storage node pillar; a cell dielectric material on the first and second sets of individual storage node plates; and a second capacitor plate over the first and second sets of individual storage node plates.
REFERENCES:
patent: 5721168 (1998-02-01), Wu
patent: 5726086 (1998-03-01), Wu
Micro)n Technology, Inc.
Tsai Jey
LandOfFree
Process for forming capacitor array structure for semiconductor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for forming capacitor array structure for semiconductor , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming capacitor array structure for semiconductor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2046912