Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1998-09-23
2001-05-15
Pham, Long (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S254000, C438S257000, C438S211000, C257S315000
Reexamination Certificate
active
06232173
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a new memory structure for use in high density memory chips. In particular, the present invention provides a memory structure that includes NVRAM, DRAM, and/or SRAM memory structures on one substrate. The present invention also includes a new NVRAM cell structure. Additionally, the present invention relates to processes for forming a memory structure that includes NVRAM, DRAM, and/or SRAM memory structures on one substrate and processes for forming a new NVRAM cell structure.
BACKGROUND OF THE INVENTION
Laser fusible redundancy technology plays a key role for improving the yield of today's high density memory chips. However, disadvantages exist associated with such technology. For example, devices produced according to the technology are bulky and costly in terms of chip area. The fuse blowing process that may occur in devices according to this technology may blow. The fuse blowing process is time consuming and unreliable, and the fuses are not reprogrammable.
As memory circuits become more sophisticated, it is often necessary to incorporate a block of EEPROM into other memory arrays, such as DRAM or SRAM. One example of such a device is a “smart card”. In a smart card, RAM serves as a scratch pad, ROM stores programs and runs the cards operating system, EEPROM includes user data, and a microcontroller allocates the memory and runs an encryption program. One example of a smart card is described in John Gallant, Smart Cards, EDN, Nov. 23, 1995, pp. 34-42, the entire disclosure of which is hereby incorporated by reference.
It is a great challenge to design a high density, small chip size, low cost smart card integrated circuit. Such devices have many inherent problems. For example, chip sizes larger than 25 mm
2
are prone to experiencing fractures when a card is flexed.
SUMMARY OF THE INVENTION
The present invention seeks to overcome the above problems as well as others by providing new memory structures and methods for making the structures.
The inventors realized that it would be very desirable to replace the fuses described above with EEPROM cells, or nonvolatile memory. However, they also realized the difficulties in combining process for forming different types of memory cells on the same substrate. Known processes for combining different types of memory cells involve many complex process steps, many extra masking levels and material layers to fabricate more than one type of memory cell on a single chip. Such process are time consuming and costly. An alternative approach integrated memory cells only on a system level, rather than on the same chip.
The present invention provides a solution to the above by providing compatible memory cell structures and processes for forming different memory cell structure types on a single substrate.
The present invention also provides a new NVRAM cell structure.
According to preferred aspects, the present invention provides a semiconductor memory device including an NVRAM cell structure, a DRAM cell structure, and an SRAM cell structure on a single substrate.
According to additional preferred aspects, the present invention provides a new NVRAM cell structure that includes an extended planarized floating gate.
According to other preferred aspects, the present invention provides processes for forming a semiconductor memory device including an NVRAM cell structure, a DRAM cell structure, and an SRAM cell structure on the same substrate and associated with a plurality of gate structures, including first polysilicon layers. The method includes depositing a second polysilicon layer over the gate structures. A floating gate of an NVRAM cell is formed by patterning the second layer of polysilicon over at least a stud interconnection connected to one of said gate structures on said substrate and associated with a first drain region and a first source region in the substrate. A capacitor of a DRAM cell or an SRAM cell is formed by patterning the second layer of polysilicon over at least a second drain region formed in the substrate. A thin layer of a dielectric is deposited over exposed surfaces of the patterned second polysilicon layer. A third layer of polysilicon is deposited on the patterned second polysilicon layer. A control gate of the NVRAM cell is formed by patterning the third polysilicon layer over the dielectric layer deposited on corresponding patterned portions of the second polysilicon layer. A ground plate of the DRAM cell or the body of a Thin-Film Transistor(TFT) SRAM cell is formed by patterning the third polysilicon layer over the dielectric layer deposited on corresponding patterned portions of the second polysilicon layer.
Furthermore, preferred aspects of the present invention also include an semiconductor memory device formed according to the above process.
Still other objects and advantages of the present invention will become readily apparent to those skilled in the art from the following description. The detailed description shows and describes on preferred embodiments of the invention so as to illustrate the best mode contemplated for carrying out the invention. As those skilled in art will realize, the invention includes other and different embodiments. Details of the invention may be modified in various respects, without departing from the invention. Accordingly, the drawings and description should be regarded as illustrative in nature rather than restrictive.
REFERENCES:
patent: 4703456 (1987-10-01), Arakawa
patent: 4757360 (1988-07-01), Faraone
patent: 4799194 (1989-01-01), Arakawa
patent: 4800533 (1989-01-01), Arakawa
patent: 4813018 (1989-03-01), Kobayashi et al.
patent: 4860254 (1989-08-01), Pott et al.
patent: 5051958 (1991-09-01), Arakawa
patent: 5057448 (1991-10-01), Kuroda
patent: 5065201 (1991-11-01), Yamauchi
patent: 5075888 (1991-12-01), Yamauchi et al.
patent: 5189641 (1993-02-01), Arakawa
patent: 5196722 (1993-03-01), Bergendahl et al.
patent: 5250827 (1993-10-01), Inoue et al.
patent: 5399516 (1995-03-01), Bergendahl et al.
patent: 5442210 (1995-08-01), Kanehachi
patent: 5488579 (1996-01-01), Sharma et al.
patent: 5496756 (1996-03-01), Sharma et al.
Assaderaghi Fariborz
Hsu Louis Lu-Chen
Mandelman Jack Allan
Connolly Bove Lodge & Hutz
International Business Machines - Corporation
Kebede Brook
Pham Long
LandOfFree
Process for forming a memory structure that includes NVRAM,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for forming a memory structure that includes NVRAM,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming a memory structure that includes NVRAM,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2569520