Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2005-07-19
2005-07-19
Wilson, Christian (Department: 2829)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S166000, C438S486000, C438S487000
Reexamination Certificate
active
06919237
ABSTRACT:
A process for fabricating a semiconductor device including the steps of introducing into an amorphous silicon film, a metallic element which accelerates the crystallization of the amorphous silicon film, applying heat treatment to the amorphous silicon film to obtain a crystalline silicon film, irradiating a laser beam or an intense light to the crystalline silicon film, and heat treating the crystalline silicon film irradiated with a laser beam or an intense light.
REFERENCES:
patent: 4659392 (1987-04-01), Vasudev
patent: 4814292 (1989-03-01), Sasaki et al.
patent: 5147826 (1992-09-01), Liu et al.
patent: 5275851 (1994-01-01), Fonash et al.
patent: 5278093 (1994-01-01), Yonehara
patent: 5424230 (1995-06-01), Wakai
patent: 5529937 (1996-06-01), Zhang et al.
patent: 5529951 (1996-06-01), Noguchi et al.
patent: 5531182 (1996-07-01), Yonehara
patent: 5543352 (1996-08-01), Ohtani et al.
patent: 5576222 (1996-11-01), Arai et al.
patent: 5597741 (1997-01-01), Sakamoto et al.
patent: 5744824 (1998-04-01), Kousai et al.
patent: 5789284 (1998-08-01), Yamazaki et al.
patent: 5843833 (1998-12-01), Ohtani et al.
patent: 5854096 (1998-12-01), Ohtani et al.
patent: 5869363 (1999-02-01), Yamazaki et al.
patent: 5923966 (1999-07-01), Teramoto et al.
patent: 5962869 (1999-10-01), Yamazaki et al.
patent: 5985740 (1999-11-01), Yamazaki et al.
patent: 5994172 (1999-11-01), Ohtani et al.
patent: 6071764 (2000-06-01), Zhang et al.
patent: 6071766 (2000-06-01), Yamazaki et al.
patent: 6077758 (2000-06-01), Zhang et al.
patent: 6140165 (2000-10-01), Zhang et al.
patent: 6184068 (2001-02-01), Ohtani et al.
patent: 6319761 (2001-11-01), Zhang et al.
patent: 6326248 (2001-12-01), Ohtani et al.
patent: 6423586 (2002-07-01), Yamazaki et al.
patent: 6589824 (2003-07-01), Ohtani et al.
patent: 6664144 (2003-12-01), Nakajima et al.
patent: 2002/0025659 (2002-02-01), Yamazaki et al.
patent: 2002/0048891 (2002-04-01), Yamazaki et al.
patent: 390608 (1990-10-01), None
patent: 63-060518 (1988-03-01), None
patent: 02-140915 (1990-05-01), None
patent: 02-260524 (1990-10-01), None
patent: 03-280420 (1991-12-01), None
patent: 04-022120 (1992-01-01), None
patent: 5-67635 (1993-03-01), None
patent: 05-299339 (1993-11-01), None
patent: 06-097073 (1994-04-01), None
C. Hayzelden et al., “In SituTransmission Electron Microscopy Studies of Silicide-Mediated Crystallization of Amorphous Silicon” (3 pages) Appl. Phys. Lett. 60(Jan 1992).
A.V. Dvurchenskii et al., “Transport Phenomena in Amorphous Silicon Doped by Ion Implantation of 3d Metals”,Akademikian Lavrentev Prospekt13, 630090 Novosibirsk 90, USSR, pp. 635-640, date unknown.
T. Hempel et al., “Needle-Like Crystallization of Ni Doped Amorphous Silicon Thin Films”,Solid State Communications, vol. 85, No. 11, pp. 921-924, 1993.
“Crystallized Si Films By Low-Temperature Rapid Thermal Annealing of Amorphous Silicon”, R. Kakkad, J. Smith, W.S. Lau, SLJ. Fonash, J. Appl. Phys. 65 (5), Mar. 1, 1989, American Institute of Physics, p. 2069-2072.
Fuse et al., “Performance of Poly-Si Thin Film Transistors Fabricated by Excimer Laser Annealing of SiH4- and Si2H Source Low Pressure Vapor Deposited a-Si Films With of Without Solid-Phase Crystallization”, Solid State Phenomena, vols. 37-38, 1994, pp. 565-570.
“Polycrystalline Silicon Thin Film Transistors on Corning 7059 Glass Substrates Using Short Time, Low Temperature Processing” G. Liu, S.J. Fonash, Appl. Phys. Lett. 62 (20), May 17, 1993, American Institute of Physics, p. 2554-2556.
Bonnel et al., “Polycrystalline Silicon Thin-Film Transistors With Two-Step Annealing Process”, IEEE Electron Device Letters, vol. 14, No. 12, Dec. 1993, pp. 551-553.
Caune et al., “Combined CW Laser and Furnace Annealing of Amorphous Si and Ge in Contact With Some Metals”, Applied Surface Science, vol. 36, 1989, pp. 597-604.
Nam et al., “Thin-Film Transistors With Polycrystalline Silicon Prepared by a New Annealing Method”, Japan J. Appl. Phys., vol. 32, 1993, pp. 1908-1912.
“Low Temperature Selective Crystallization of Amorphous Silicon”, R. Kakkad, G. Liu, S.J. Fonash, Journal of Non-Crystalline Solids, vol. 115, (1989), p. 66-68.
“Selective Area Crystallization of Amorphous Silicon Films by Low-Temperature Rapid Thermal Annealing”, Gang Liu and S.J. Fonash, Appl. Phys. Lett. 55 (7), Aug. 14, 1989, American Institute of Physics, p. 660-662.
Fukunaga Takeshi
Miyanaga Akiharu
Ohtani Hisashi
Costellia Jeffrey L.
Nixon & Peabody LLP
Semiconductor Energy Laboratory Co,. Ltd.
Wilson Christian
LandOfFree
Process for fabricating thin film transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for fabricating thin film transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating thin film transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3397156