Process for fabricating a high performance logic and embedded dr

Details Process for fabricating a high performance logic and embedded dr Process for fabricating a high performance logic and embedded dr

1998-02-27

1999-01-12

Niebling, John F.

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438396, H01L 218242, H01L 2120

Patent

active

058588310

ABSTRACT:
A process for creating a region of high performance logic devices, and a region of low cost memory devices, on a single semiconductor chip, has been developed. The process features CMOS logic devices, comprised of polycide gate structures, residing on a thin silicon dioxide gate insulator layer. An N type polysilicon layer, used as part of a polycide structure, is used with the N channel CMOS devices, while a P type polysilicon layer, is used with the P channel CMOS devices. DRAM memory devices are comprised of polycide gate structures, featuring only an N type polysilicon layer, on a silicon dioxide gate insulator layer, that is thicker than the gate silicon oxide layer used with the high performance logic devices. A minimum of additional photolithographic masking procedures is used to improve the performance of the logic region, one mask to allow specific polycide gate structures to be created with either P type or N type polysilicon, and another additional mask used to allow different gate insulator layers to be formed in each specific region. A large angle, ion implantation procedure, is used to form lightly doped source and drain regions, under the silicon nitride spacers on the sides of polycide gate structures, in both logic and DRAM memory regions.

REFERENCES:
patent: 5260226 (1993-11-01), Sawanda et al.
patent: 5292677 (1994-03-01), Dennison
patent: 5296402 (1994-03-01), Ryou
patent: 5371026 (1994-12-01), Hayden et al.
patent: 5395784 (1995-03-01), Lu et al.
patent: 5554557 (1996-09-01), Koh
patent: 5612214 (1997-03-01), Arima
patent: 5668035 (1997-09-01), Fang et al.
patent: 5668036 (1997-09-01), Sune
patent: 5716862 (1998-02-01), Ahmad et al.
patent: 5750426 (1998-05-01), Rajkanan et al.
patent: 5759889 (1998-06-01), Sakao

Affiliated with

Also associated with

Rating

Process for fabricating a high performance logic and embedded dr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for fabricating a high performance logic and embedded dr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating a high performance logic and embedded dr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1514965