Prefetching of committed instructions from a memory to an instru

Details Prefetching of committed instructions from a memory to an instru Prefetching of committed instructions from a memory to an instru

1995-11-06

1998-09-15

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711213, 711123, 711122, 395383, 395584, G06F 938

Patent

active

058095292

ABSTRACT:
A method for selectively prefetching a cache line into a primary instruction cache within a processor from main memory allows for cold cache instruction prefetching of additional cache lines when the requested cache line does not reside within either the primary or secondary cache associated with the processor and there are not unresolved branches associated with the requested instruction in the cache line.

REFERENCES:
patent: 5113515 (1992-05-01), Fite et al.
patent: 5170476 (1992-12-01), Laakso et al.
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5317701 (1994-05-01), Reininger et al.
patent: 5317718 (1994-05-01), Jouppi
patent: 5371870 (1994-12-01), Goodwin et al.
patent: 5388247 (1995-02-01), Goodwin et al.
patent: 5490113 (1996-02-01), Tatosian et al.
patent: 5640526 (1997-06-01), Mahin et al.
Palacharla, et al. in "Evaluating Stram Buffers as a Secondary Cache Replacement", IEEE 1063-6879 (1994).

Affiliated with

Also associated with

Rating

Prefetching of committed instructions from a memory to an instru does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Prefetching of committed instructions from a memory to an instru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prefetching of committed instructions from a memory to an instru will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-104729