Prediction device and method applied in a Viterbi decoder

Details Prediction device and method applied in a Viterbi decoder Prediction device and method applied in a Viterbi decoder

2005-04-29

2008-10-07

Louis-Jacques, Jacques (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S819000

Reexamination Certificate

active

07434149

ABSTRACT:
A prediction device and method for use in a Viterbi decoder is provided. The prediction device is applicable to a communication system with low bit error rate for reducing the count of accessing path memories, thereby lowering the power consumption of the system. The prediction device needs not activate the traceback modules when making a successful prediction. In other words, no access to the path memories is required. The predicted bits decoded and outputted by the decoded bit registers are the decoded bits from the Viterbi decoder. Therefore, the prediction device saves much traceback and power consumption for decoding.

REFERENCES:
patent: 5684773 (1997-11-01), Hayashi
patent: 6041433 (2000-03-01), Kamada
patent: 6094739 (2000-07-01), Miller et al.
patent: 6141384 (2000-10-01), Wittig et al.
patent: 6310887 (2001-10-01), Hatakeyama
patent: 6324226 (2001-11-01), Sasagawa
patent: 6477125 (2002-11-01), Hayami
patent: 6651215 (2003-11-01), Miyauchi et al.
patent: 7227472 (2007-06-01), Roe
patent: 595117 (2004-06-01), None
Samirkumar Ranpara and Dong Sam Ha, “A Low-Power Viterbi Decoder Design for Wireless Communications Applications”, 1999 Int. ASIC conf.
Emmanuel Boutillon, Nicolas Demassieux, “High speed low power architecture for memory management in a Viterbi decoder”, 1996 IEEE.
Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, and Ming-Hwa Sheu, “VLSI architecture of extended in-place path metric update for Viterbi decoders”, 2001 IEEE.
Gennady Feygin and P.G. Gulak, “Architectural tradeoffs for survivor equence memory management in Viterbi decoders”, 1993 IEEE.
Chien-Ching Lin, Chia-Cho Wu, and Chen-Yi Lee, “A Low Power and High Speed Viterbi Decoder Chip for WLAN Applicaions”, 2003 IEEE.

Affiliated with

Also associated with

Rating

Prediction device and method applied in a Viterbi decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Prediction device and method applied in a Viterbi decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prediction device and method applied in a Viterbi decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4012059