Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2007-06-19
2007-06-19
Perveen, Rehana (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S401000, C713S503000
Reexamination Certificate
active
10799409
ABSTRACT:
Circuits, methods, and apparatus that provide a precise phase shift for a read strobe or other signal. One embodiment provides a read strobe delay line including a series of delay elements, where inputs or outputs of at least some of delay elements are received by a multiplexer. One input of this multiplexer is selected as the read strobe signal. Further precision adjustment may be made in the delay of the read strobe signal by using a delay line in a reference delay-locked loop, where that delay line also includes a series of delay elements, and inputs or outputs of at least some of the delay elements are multiplexed.
REFERENCES:
patent: 5223755 (1993-06-01), Richley
patent: 5555214 (1996-09-01), Sung et al.
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5633830 (1997-05-01), Sung et al.
patent: 5764080 (1998-06-01), Huang et al.
patent: 5802540 (1998-09-01), Sung et al.
patent: 5828229 (1998-10-01), Cliff et al.
patent: 5970258 (1999-10-01), Tran et al.
patent: 5978281 (1999-11-01), Anand et al.
patent: 6002282 (1999-12-01), Alfke
patent: 6011744 (2000-01-01), Sample et al.
patent: 6044122 (2000-03-01), Ellersick et al.
patent: 6049255 (2000-04-01), Hagberg et al.
patent: 6061292 (2000-05-01), Su et al.
patent: 6100713 (2000-08-01), Kalb et al.
patent: 6128692 (2000-10-01), Sung et al.
patent: 6140854 (2000-10-01), Coddington et al.
patent: 6147520 (2000-11-01), Kothandaraman et al.
patent: 6150863 (2000-11-01), Conn et al.
patent: 6157690 (2000-12-01), Yoneda
patent: 6178212 (2001-01-01), Akashi
patent: 6212113 (2001-04-01), Maeda
patent: 6212127 (2001-04-01), Funaba et al.
patent: 6236231 (2001-05-01), Nguyen et al.
patent: 6252419 (2001-06-01), Sung et al.
patent: 6269051 (2001-07-01), Funaba et al.
patent: 6279073 (2001-08-01), McCracken et al.
patent: 6295245 (2001-09-01), Tomita et al.
patent: 6316980 (2001-11-01), Vogt et al.
patent: 6342796 (2002-01-01), Jung
patent: 6346843 (2002-02-01), Takahashi
patent: 6351165 (2002-02-01), Gregorian et al.
patent: 6351166 (2002-02-01), Hashimoto
patent: 6356509 (2002-03-01), Abdel-Hafeez et al.
patent: 6400197 (2002-06-01), Lai et al.
patent: 6442102 (2002-08-01), Borkenhagen et al.
patent: 6445642 (2002-09-01), Murakami et al.
patent: 6466491 (2002-10-01), Yanagawa
patent: 6472904 (2002-10-01), Andrews et al.
patent: 6492852 (2002-12-01), Fiscus
patent: 6504790 (2003-01-01), Wolford
patent: 6509776 (2003-01-01), Kobayashi et al.
patent: 6518812 (2003-02-01), Sikkink et al.
patent: 6525565 (2003-02-01), Young et al.
patent: 6525585 (2003-02-01), Lida et al.
patent: 6570944 (2003-05-01), Best et al.
patent: 6577694 (2003-06-01), Meghelli
patent: 6690201 (2004-02-01), Simking et al.
patent: 6798241 (2004-09-01), Bauer et al.
patent: 6806733 (2004-10-01), Pan et al.
patent: 6816991 (2004-11-01), Sanghani
patent: 6864710 (2005-03-01), Lacey et al.
patent: 6864715 (2005-03-01), Bauer et al.
patent: 6894531 (2005-05-01), Nouban et al.
patent: 6940768 (2005-09-01), Dahlberg et al.
patent: 6946872 (2005-09-01), Pan et al.
patent: 7123051 (2006-10-01), Lee et al.
patent: 7126399 (2006-10-01), Lee
patent: 2003/0129861 (2003-07-01), Engelhardt et al.
patent: 2004/0000940 (2004-01-01), Chang
patent: 2005/0025190 (2005-02-01), Frich
patent: 2005/0184776 (2005-08-01), Pilo et al.
patent: 2005/0200390 (2005-09-01), Starr et al.
Michael B. Bendak et al., “CMOS VLSI Implementation of Gigabyte/Second Computer Network Links”, IEEE, 1996, pp. 269-272.
“Virtex-II 1.5V Field-Programmable Gate Arrays”, XILINX, DS031-2 (v1.5), Apr. 2, 2001, pp. 1-36.
Andrea Boni et al., “LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35-μm CMOS” IEEE Journal of Solid-State Circuits, vol. 36, No. 4, Apr. 2001, pp. 706-711.
“APEX II Programmable Logic Device Family”, Altera Corporation, May 2001, pp. 1-8, 38-59.
“APEX 20K Programmable Logic Device Family”, Altera Corporation, May 2001, pp. 1-8, 37-47.
Altera Corporation
Zigmant J. Matthew
LandOfFree
Precise phase shifting using a DLL controlled, multi-stage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Precise phase shifting using a DLL controlled, multi-stage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Precise phase shifting using a DLL controlled, multi-stage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3865355