Static information storage and retrieval – Read/write circuit – Precharge
Patent
1996-07-15
1998-04-07
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Precharge
36523006, 326106, G11C 800
Patent
active
057372705
ABSTRACT:
A precharge wordline decoder is disclosed that comprises a first logic circuit that receives a first clock signal from a clock driver for enabling the discharge element within the first logic circuit. The wordline decoder further comprises a delay circuit for generating a predetermined delayed clock signal from the first clock signal, the delayed clock signal being locally-controlled. A second logic circuit of the wordline decoder receives the delayed clock signal for controlling wordline driver elements. The first logic circuit also receives the delayed clock signal for disabling the precharge elements of the decoder.
REFERENCES:
patent: 4360902 (1982-11-01), Proebsting
patent: 4381460 (1983-04-01), Menachem
patent: 4401903 (1983-08-01), Iizuka
patent: 4581548 (1986-04-01), Young
patent: 4614883 (1986-09-01), Sood et al.
patent: 4700086 (1987-10-01), Ling et al.
patent: 4833348 (1989-05-01), Hannai
patent: 5001367 (1991-03-01), Vinal
patent: 5291076 (1994-03-01), Bridges et al.
patent: 5373203 (1994-12-01), Nicholes et al.
patent: 5598375 (1997-01-01), Yang
Oppold Jeffery H.
Ouellette Michael R.
Svarczkopf James A.
Wager Daved J.
International Business Machines - Corporation
Mai Son
Nelms David C.
Walsh Robert A.
LandOfFree
Precharged wordline decoder with locally-controlled clock does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Precharged wordline decoder with locally-controlled clock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Precharged wordline decoder with locally-controlled clock will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-19834