Power up biasing in a system having multiple input biasing...

Details Power up biasing in a system having multiple input biasing... Power up biasing in a system having multiple input biasing...

2011-04-05

2011-04-05

Barnie, Rexford N (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C326S086000

Reexamination Certificate

active

07919986

ABSTRACT:
This invention is an input bias control for a module input. A clock detect circuit generates a signal indicating whether an external clock signal is detected. An operational state detect circuit receives this signal and is responsive to an operational state of the module. The operational state detect circuit enables one of a pull-up and pull-down transistor corresponding said operational state of the module. The operational state detect circuit may the input buffer a predetermined time following external clock signal detection, which might be a following transition in the external clock signal. The operational state detect circuit enables the pull-up or pull-down transistor a predetermined time following enabling said input buffer.

REFERENCES:
patent: 5329176 (1994-07-01), Miller et al.
patent: 5604454 (1997-02-01), Maguire et al.
patent: 6794919 (2004-09-01), Volk et al.
patent: 7038486 (2006-05-01), Aoyama et al.

Affiliated with

Also associated with

Rating

Power up biasing in a system having multiple input biasing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power up biasing in a system having multiple input biasing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power up biasing in a system having multiple input biasing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2679757