Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2010-06-29
2010-12-07
Malsawma, Lex (Department: 2892)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S272000, C257SE21629, C257SE21643
Reexamination Certificate
active
07846799
ABSTRACT:
A manufacturing method is provided for a power semiconductor device that enables reducing its on-state voltage and power loss. The semiconductor device includes a set of L-shaped trench gates3each formed, from the top-side surface of a p base layer2, perpendicularly with respect to a first main surface of an n−layer1, to reach into a location of the n−layer1. At the lower ends of each of the trench gates3, bottom portions3dare provided to unilaterally extend a predetermined length in one direction parallel to the first main surface of the n−layer1. In addition, the extending end of one of the bottom portions3dopposes that of the other bottom portion, on the extending side of the bottom portions3d, and the interspace between each pair of adjacent bottom portions3dis set narrower than any other interspace between the trench-gate parts that are perpendicularly formed with respect to the first main surface of the n−layer1.
REFERENCES:
patent: 6117734 (2000-09-01), Nakamura
patent: 6521538 (2003-02-01), Soga et al.
patent: 7485911 (2009-02-01), Kim et al.
patent: 2006/0113590 (2006-06-01), Kim et al.
patent: 2007/0228455 (2007-10-01), Sasago et al.
patent: 2008/0012067 (2008-01-01), Wu
patent: 2008/0128799 (2008-06-01), Park et al.
patent: 9-92828 (1997-04-01), None
patent: 2005-210047 (2005-08-01), None
patent: WO 2005/062385 (2005-07-01), None
“Transistor Technology Special”, CQ Publishing Co., Ltd., Jan. 1, 2004, No. 85, pp. 43-48, With English Abstract.
Malsawma Lex
Mitsubishi Electric Corporation
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
LandOfFree
Power semiconductor device and manufacturing method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power semiconductor device and manufacturing method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power semiconductor device and manufacturing method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4233247