Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2005-04-05
2005-04-05
Sarkar, Asok Kumar (Department: 2829)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S216000, C438S240000, C438S261000, C438S287000, C438S761000, C438S785000
Reexamination Certificate
active
06875678
ABSTRACT:
High dielectric layers formed from layers of hafnium oxide, zirconium oxide, aluminum oxide, yttrium oxide, and/or other metal oxides and silicates disposed on silicon substrates may be nitrided and post thermally treated by oxidation, annealing, or a combination of oxidation and annealing to form high dielectric layers having superior mobility and interfacial characteristics.
REFERENCES:
patent: 6251761 (2001-06-01), Rodder et al.
patent: 6451641 (2002-09-01), Halliyal et al.
patent: 6566205 (2003-05-01), Yu et al.
patent: 20020153579 (2002-10-01), Yamamoto
patent: 20030234417 (2003-12-01), Raaijmakers et al.
Jung Hyung-suk
Kim Yun-seok
Lee Jong-ho
Lee Nae-in
Myers Bigel & Sibley & Sajovec
Samsung Electronics Co,. Ltd.
Sarkar Asok Kumar
LandOfFree
Post thermal treatment methods of forming high dielectric... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Post thermal treatment methods of forming high dielectric..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post thermal treatment methods of forming high dielectric... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3384867