Active solid-state devices (e.g. – transistors – solid-state diode – Test or calibration structure
Reexamination Certificate
2007-06-05
2007-06-05
Lee, Eugene (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Test or calibration structure
C257S308000, C257S021000, C438S176000, C438S283000, C438S157000
Reexamination Certificate
active
10944622
ABSTRACT:
An apparatus and method is disclosed for determining polysilicon conductor width for 3-dimensional field effect transistors (FinFETs). Two or more resistors are constructed using a topology in which polysilicon conductors are formed over a plurality of silicon “fins”. A first resistor has a first line width. A second resistor has a second line width. The second line width is slightly different than the first line width. Advantageously, the first line width is equal to the nominal design width used to make FET gates in the particular semiconductor technology. Resistance measurements of the resistors and subsequent calculations using the resistance measurements are used to determine the actual polysilicon conductor width produced by the semiconductor process. A composite test structure not only allows calculation of the polysilicon conductor width, but provides proof that differences in the widths used in the calculations do not introduce objectionable etching characteristics of the polysilicon conductors.
REFERENCES:
patent: 6080597 (2000-06-01), Moon
patent: 6548907 (2003-04-01), Yamada et al.
patent: 7013447 (2006-03-01), Mathew et al.
patent: 2004/0065879 (2004-04-01), Lu et al.
patent: 2004/0113148 (2004-06-01), Chiou et al.
patent: 2005/0094434 (2005-05-01), Watanabe et al.
patent: 2005/0275040 (2005-12-01), Anderson et al.
patent: 2006/0022196 (2006-02-01), Tone et al.
patent: 2006/0131575 (2006-06-01), Okuno
Donze Richard Lee
Hovis William Paul
Kueper Terrance Wayne
Sheets, II John Edward
Tetzloff Jon Robert
International Business Machines - Corporation
Lee Eugene
Williams Robert R.
LandOfFree
Polysilicon conductor width measurement for 3-dimensional FETs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polysilicon conductor width measurement for 3-dimensional FETs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polysilicon conductor width measurement for 3-dimensional FETs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3835436