Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-06-17
2008-06-17
Sarkar, Asok K (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257SE21435, C257S288000
Reexamination Certificate
active
07387924
ABSTRACT:
A structure and method of fabrication for MOSFET devices with a polycrystalline SiGe junction is disclosed. Ge is selectively grown on Si while Si is selectively grown on Ge. Alternating depositions of Ge and Si layers yield the SiGe junction. The deposited layers are doped, and subsequently the dopants outdiffused into the device body. A thin porous oxide layer between the polycrystalline Ge and Si layers enhances the isotropy of the SiGe junctions.
REFERENCES:
patent: 5101247 (1992-03-01), Ozturk et al.
patent: 5246886 (1993-09-01), Sakai
patent: 5250452 (1993-10-01), Ozturk
patent: 5571744 (1996-11-01), Demirlioglu
patent: 5646073 (1997-07-01), Grider
patent: 5818100 (1998-10-01), Grider
Ajmera Atul
Chan Kevin Kok
Jones Erin C.
Miller Robert J.
International Business Machines - Corporation
Sai-Halasz George
Sarkar Asok K
Trepp Robert M.
LandOfFree
Polycrystalline SiGe junctions for advanced devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polycrystalline SiGe junctions for advanced devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polycrystalline SiGe junctions for advanced devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2801346