Poly recessed fabrication method for defining high performance M

Details Poly recessed fabrication method for defining high performance M Poly recessed fabrication method for defining high performance M

1997-12-08

1999-10-19

Booth, Richard

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438585, H01L 21336

Patent

active

059703547

ABSTRACT:
A method for forming a gate conductor by using a masking layer above a polysilicon layer to define the length of a gate is presented. The length of the gate may be adjusted by the use of spacers. The method includes forming a plurality of layers including a dielectric layer, a polysilicon layer and a masking layer. An opening is preferably formed in the masking layer, the opening defining the location of the gate conductor. The width of the opening may be narrowed by the use of spacers. A portion of the polysilicon layer defined by the opening is implanted with an n-type impurity. An oxide layer is formed over the implanted portion of the polysilicon layer. The polysilicon layer is etched such that a gate conductor is formed underneath the oxide layer. LDD areas and source/drain areas are subsequently formed adjacent to the gate conductor.

REFERENCES:
patent: 4378627 (1983-04-01), Jambotkar
patent: 5484743 (1996-01-01), Ko et al.
patent: 5677218 (1997-10-01), Tseng
patent: 5811339 (1998-09-01), Tseng

Affiliated with

Also associated with

Rating

Poly recessed fabrication method for defining high performance M does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Poly recessed fabrication method for defining high performance M, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Poly recessed fabrication method for defining high performance M will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2068561