Plane decode/virtual sector architecture

Details Plane decode/virtual sector architecture Plane decode/virtual sector architecture

1998-04-21

2000-05-30

Booth, Richard

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

H01L 218247

Patent

active

060690399

ABSTRACT:
An EEPROM device having a plurality of flash EEPROM cells organized in right and left half memory planes each having right and left quad memory blocks is described along with corresponding control circuitry including erase circuitry for concurrently erasing selected addressable data sectors of the EEPROM device. Included in the erase circuitry are a plurality of erase voltage generating circuits, a corresponding plurality of switching circuitry, and switch control circuitry shared by the plurality of switching circuitry for controlling the selectable coupling of erase voltages generated by the erase voltage generating circuits to corresponding data sectors of the EEPROM device. To minimize the die size of an integrated circuit including such an EEPROM device, the switching circuitry is formed adjacent elongated gap regions containing contacts for connecting buried diffusion regions of the plurality of flash EEPROM cells to parallel running metal lines to reduce the effective resistance of the bit lines comprising the buried diffusion regions.

REFERENCES:
patent: 4426764 (1984-01-01), Kosa et al.
patent: 4818718 (1989-04-01), Kosa et al.
patent: 5095344 (1992-03-01), Harari
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5245566 (1993-09-01), Masuoka
patent: 5297148 (1994-03-01), Harari et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5396468 (1995-03-01), Harari et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5504450 (1996-04-01), McParland
patent: 5657332 (1997-08-01), Auclair et al.
patent: 5677872 (1997-10-01), Samachisa et al.
Bleiker et al., "A Four-State EEPROM Using Floating-Gate Memory Cells," 8107 I.E.E.E. Journal of Solid-State Circuits, SC-22 (Jun. 1987) No. 3, New York, NY, USA.
Krick, "Three-State MNOS FET Memory Array," IBM Technical Disclosure Bulletin, vol. 18, No. 12, (May 1976) pp. 4192-4193.
Alberts et al., "Multi-Bit Storage FET EAROM Cell," IBM Technical Disclosure Bulletin, vol. 24, No. 7A (Dec. 1981) pp. 3311-3314.

Affiliated with

Also associated with

Rating

Plane decode/virtual sector architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Plane decode/virtual sector architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plane decode/virtual sector architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1909545