Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-05-29
1998-06-23
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438254, 438396, H01L 218242
Patent
active
057704996
ABSTRACT:
A planarized capacitor array (182) and method of forming the same for high density applications. A storage node contact (116) is formed through an interlevel dielectric (110) on a semiconductor body (102). Then, an oxide layer (170) having a first thickness is deposited over the interlevel dielectric (110) and the storage node contact (116). A nitride layer (172) having a second thickness is deposited over the oxide layer (170) to protect the oxide layer (170) during later processing. The nitride layer (172) and oxide layer (170) are then patterned and etched to form a storage plate cavity (180). The capacitor array (182) is then formed in the storage plate cavity (180). The capacitor array (182) has a height approximately equal to the sum of said first and second thicknesses, so that the surface of the top node of the capacitor array (182) is co-planar with the upper surface of the surrounding oxide
itride stack (170/172). Thus, the step height normally present between the capacitor array (182) and the peripheral area is avoided.
REFERENCES:
patent: 5389568 (1995-02-01), Yun
patent: 5597760 (1997-01-01), Hirota
patent: 5604146 (1997-02-01), Tseng
Crenshaw Darius L.
Kwok Siang Ping
McAnally Peter S.
Brady III W. James
Donaldson Richard L.
Garner Jacqueline J.
Texas Instruments Incorporated
Tsai Jey
LandOfFree
Planarized capacitor array structure for high density memory app does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Planarized capacitor array structure for high density memory app, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planarized capacitor array structure for high density memory app will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1394274