Pipelined memory chip structure having improved cycle time

Details Pipelined memory chip structure having improved cycle time Pipelined memory chip structure having improved cycle time

1987-08-17

1989-07-04

Hecker, Stuart N.

Static information storage and retrieval

Read/write circuit

Multiplexing

36523003, 365203, G11C 700, G11C 1140

Patent

active

048456772

ABSTRACT:
A semiconductor random access memory chip wherein the cycle time is less than the access time for any combination of read or write sequence. The semiconductor random access memory chip is partitioned into relatively small sub-arrays with local decoding and precharging. The memory chip operates in a pipelined manner with more than one access propagating through the chip at any given time and wherein the cycle time is limited by sub-array cycles wherein the cycle time is less than the access time for a memory chip having cycle times greater than access times for accesses through the same sub-array. The memory chip also incorporates dynamic storage techniques for achieving very fast access and precharge times.

REFERENCES:
patent: 4222112 (1980-09-01), Clemons et al.
patent: 4384347 (1983-05-01), Nakano
patent: 4390946 (1983-06-01), Lane
patent: 4410964 (1983-10-01), Nordling et al.
patent: 4447893 (1984-05-01), Murakami
patent: 4447895 (1984-05-01), Shibaura et al.
patent: 4477739 (1984-10-01), Proebsting et al.
patent: 4482984 (1984-11-01), Oritani
patent: 4509148 (1985-04-01), Asano et al.
patent: 4511997 (1985-04-01), Nozaki et al.
patent: 4513372 (1985-04-01), Ziegler et al.
patent: 4520465 (1985-05-01), Sood
patent: 4542486 (1985-09-01), Anami et al.
patent: 4554646 (1985-11-01), Yoshimoto et al.
patent: 4562555 (1985-12-01), Ouchi et al.
patent: 4569036 (1986-02-01), Fujii et al.
patent: 4731761 (1988-03-01), Kobayashi
patent: 4740923 (1988-04-01), Kaneko
1982 Digest of Technical Papers, Solid-State Circuits Conference IEEE "Tham 10.5: A 32b VLSI System" pp. 128-129 by J. W. Beyers et al.
IBM Technical Disclosure Bulletin, vol. 30, No. 7, Dec. 1987, "Self-Timed Pulsed Wordline"; B. A. Chappell et al.

Affiliated with

Also associated with

Rating

Pipelined memory chip structure having improved cycle time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined memory chip structure having improved cycle time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined memory chip structure having improved cycle time will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-857840