Static information storage and retrieval – Read/write circuit – Precharge
Patent
1996-06-14
1997-08-12
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Precharge
36523003, 36523004, 365233, G11C 700
Patent
active
056572859
ABSTRACT:
A method of operating a memory device including a plurality of memory banks, each bank having an array of memory cells and associated control circuitry in which an external row address strobe generated by an external device is received. The received row address strobe includes a logic high period and a logic low period. During the logic high period of the row address strobe, a first one of the memory banks is caused to enter an active cycle and simultaneously a second one of the memory banks is caused to enter a precharge cycle. During the logic low period of the row address strobe, the first memory bank is caused to enter a precharge cycle and simultaneously the second memory bank is caused to enter an active cycle.
REFERENCES:
patent: 4570242 (1986-02-01), Nogami
patent: 4691303 (1987-09-01), Churchword et al.
patent: 4754425 (1988-06-01), Bhadriraju
patent: 4831594 (1989-05-01), Khosloui et al.
patent: 5159572 (1992-10-01), Morzon
patent: 5265231 (1993-11-01), Nuwayser
patent: 5329490 (1994-07-01), Murotani
patent: 5345577 (1994-09-01), Chan et al.
patent: 5416746 (1995-05-01), Sato et al.
patent: 5493535 (1996-02-01), Cho
Cirrus Logic Inc.
Le Vu A.
Nelms David C.
LandOfFree
Pipelined address memories, and systems and methods using the sa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined address memories, and systems and methods using the sa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined address memories, and systems and methods using the sa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-165963