Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2005-02-15
2005-02-15
Young, Brian (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C711S169000
Reexamination Certificate
active
06856270
ABSTRACT:
A pipeline array includes a register, a pipeline clock input, and Narrow Pulse Triggered Latches (NPTL) stages connected in series. Each NPTL stage includes a Latch Pulse Generator (LPG) and a parallel set of single latches clocked by the LPG. The latches provide the parallel data input and the parallel data output of the stage. Each LPG provides a narrow latch clock pulse in response to a Pipeline Clock Pulse (PCP) supplied to the register and the last stage of latches. Each PCP arrives at each preceding LPG in the array after a delay provided by intervening time delay units. The delays increase for each preceding stage with the least delay at the penultimate stage and with the greatest delay at the first stage. The data input of the first stage is connected to the output of the register. The data input of the each of other stage is connected to the data output of the preceding stage in the array.
REFERENCES:
patent: 5227790 (1993-07-01), Shin et al.
patent: 5831462 (1998-11-01), Witt
patent: 5920899 (1999-07-01), Chu
patent: 6064246 (2000-05-01), Endo et al.
patent: 6222408 (2001-04-01), Saeki
patent: 6247134 (2001-06-01), Sproch
patent: 6438681 (2002-08-01), Arnold
patent: 6466066 (2002-10-01), Yoshikawa
patent: 6594814 (2003-07-01), Jou
patent: 6633995 (2003-10-01), Nam
patent: 20020078334 (2002-06-01), Roth
patent: 20030037226 (2003-02-01), Tsuruta
patent: 20030065900 (2003-04-01), Mes
patent: 20030131270 (2003-07-01), Abernathy
“Priority scheme for allocation bus cycles to 1 of several simultaneous pipelines with input buffer FIFOs”, Research Disclosure No. 456 Article 161, pp. 682-683 (Apr. 2002).
“Pipelined Memory Array Chip” IBM TDB, vol. 29 No. 7 pp. 3169-3170 (Dec. 1986).
John F. Wakerly “Digital Design Principles and Practices” Digital Design Principles & Practices, pp. 538-541, Prentice-Hall, third edition, (updated 2001).
Farmer Henry R.
Lackey David E.
Oakland Steven F.
International Business Machines - Corporation
Nguyen John B
Steinberg William H.
Young Brian
LandOfFree
Pipeline array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipeline array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3454682