Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2006-07-18
2006-07-18
Chen, Jack (Department: 2813)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
Reexamination Certificate
active
07078351
ABSTRACT:
A layer of Anti Reflective Coating (ARC) is first deposited over the surface of a silicon based or oxide based semiconductor surface, a dual hardmask is deposited over the surface of the layer of ARC. A layer of soft mask material is next coated over the surface of the dual hardmask layer, the layer of soft mask material is exposed, creating a soft mask material mask. The upper layer of the dual hardmask layer is next patterned in accordance with the soft mask material mask, the soft mask material mask is removed from the surface. The lower layer of the hardmask layer is then patterned after which the layer of ARC is patterned, both layers are patterned in accordance with the patterned upper layer of the dual hardmask layer. The substrate is now patterned in accordance with the patterned upper and lower layer of the dual hardmask layer and the patterned layer of ARC. The patterned upper and lower layers of the hardmask layer and the patterned layer of ARC are removed from the surface of the silicon based or oxide based semiconductor surface.
REFERENCES:
patent: 5817579 (1998-10-01), Ko et al.
patent: 6030541 (2000-02-01), Adkisson et al.
patent: 6069091 (2000-05-01), Chang et al.
patent: 6127089 (2000-10-01), Subramanian et al.
patent: 6156658 (2000-12-01), Wang et al.
patent: 6171763 (2001-01-01), Wang et al.
patent: 6174818 (2001-01-01), Tao et al.
patent: 6200907 (2001-03-01), Wang et al.
patent: 6248635 (2001-06-01), Foote et al.
patent: 6287951 (2001-09-01), Lucas et al.
patent: 6503830 (2003-01-01), Miyata
patent: 6653735 (2003-11-01), Yang et al.
patent: 6682996 (2004-01-01), Blosse
patent: 6720249 (2004-04-01), Dalton et al.
patent: 6797552 (2004-09-01), Chang et al.
patent: 6803313 (2004-10-01), Gao et al.
patent: 6835663 (2004-12-01), Lipinski
patent: 2002/0173163 (2002-11-01), Gutsche
patent: 2004/0038537 (2004-02-01), Liu et al.
patent: 2004/0079726 (2004-04-01), Tabery et al.
Chen Jeng-Horng
Chiu Yuan-Hung
Tao Hun-Jan
Tsai Ming-Huan
Chen Jack
Haynes and Boone LLP
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Photoresist intensive patterning and processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Photoresist intensive patterning and processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Photoresist intensive patterning and processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3600096