Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1998-09-30
2003-11-18
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S622000, C438S624000, C438S626000, C438S634000, C438S638000, C438S639000, C438S645000, C438S637000
Reexamination Certificate
active
06649515
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to integrated circuit processing and, more particularly, to the patterning of interconnections on an integrated circuit.
2. Background of the Invention
Modern integrated circuits use conductive interconnections to connect the individual devices on a chip or to send or receive signals external to the chip. Popular types of interconnection include aluminum alloy interconnections and copper interconnections.
One significant difference between aluminum and copper interconnections is the rate of oxidation of the metals. Pure aluminum is oxidized to aluminum oxide in the presence of oxygen. However, aluminum has a fairly low diffusion coefficient for oxygen in aluminum oxide, such that as soon as the aluminum oxide is formed, the pure metal (Al) underneath the aluminum oxide layer does not react with oxygen. The reaction between aluminum and oxygen is described as a self-limiting oxidation reaction.
Copper oxidation, on the other hand, is not self limiting. In the presence of oxygen, pure copper will continue to oxidize until substantially all the copper is oxidized to a copper oxide. Thus, once a copper interconnection is formed and patterned, an additional step of adding a passivation layer, typically silicon nitride (Si
3
N
4
), is employed to protect the exposed interconnection material from air or moisture.
One process used to form interconnections, particularly copper interconnections is a damascene process. In a damascene process, a trench is cut in a dielectric and filled with copper to form the interconnection. A via may be in the dielectric beneath the trench with a conductive material in the via to couple the interconnection to underlying integrated circuit devices or underlying interconnections.
A photoresist is typically used over the dielectric to pattern a via or a trench or both in the dielectric for the interconnection. After patterning, the photoresist is removed. The photoresist is typically removed by an oxygen plasma (oxygen ashing). The oxygen used in the oxygen ashing step can react with an underlying copper interconnection and oxidize the interconnection. Accordingly, damascene processes typically employ a thin hard mask or barrier layer of Si
3
N
4
directly over the copper interconnection to protect the copper from oxidation during oxygen ashing in the formation of a subsequent level interconnection. In general, the Si
3
N
4
hard mask layer is very thin, for example, roughly 10% of the thickness of the dielectric layer. Thus, when, for example, the via is cut through the oxide by way of an etch, prior art processes require that the etch stops at the underlying Si
3
N
4
. When the trench is then formed in the dielectric above the via, prior art processes require that the etch not remove the Si
3
N
4
exposed by the via. The ability to etch the via and trench and preserve Si
3
N
4
requires great selectivity of the etchant such that the thin Si
3
N
4
layer is not etched away.
What is needed is a process, particularly useful with damascene processes, that does not require unrealistic expectations of etch selectivity.
SUMMARY OF THE INVENTION
A method of forming an interconnection is disclosed. The method includes the steps of depositing a first masking material over a first conductive region of an integrated circuit substrate and depositing a dielectric material over the first masking material. A via is formed through the dielectric material to expose the first masking material and a second masking material is deposited in a portion of the via. A trench is formed in the dielectric material over a portion of the via and the second masking material is removed from the via. The via is then extended through the first masking material and a conductive material is deposited in the via.
REFERENCES:
patent: 5422309 (1995-06-01), Zettler et al.
patent: 5677243 (1997-10-01), Ohsaki
patent: 5702982 (1997-12-01), Lee et al.
patent: 5705430 (1998-01-01), Avanzino et al.
patent: 5817572 (1998-10-01), Chiang et al.
patent: 5989997 (1999-11-01), Lin et al.
patent: 6017815 (2000-01-01), Wu
patent: 6033977 (2000-03-01), Gutsche et al.
patent: 6057239 (2000-05-01), Wang et al.
patent: 10-223755 (1998-08-01), None
patent: WO 99/56310 (1999-11-01), None
patent: WO 00/05763 (2000-02-01), None
Hussein Makarem A.
Kandas Angelo
Moon Peter K.
Myers Alan
Recchia Charles
Blakely , Sokoloff, Taylor & Zafman LLP
Fourson George
Intel Corporation
Maldonado Julio J.
LandOfFree
Photoimageable material patterning techniques useful in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Photoimageable material patterning techniques useful in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Photoimageable material patterning techniques useful in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3166026