Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1997-04-01
1999-07-20
Le, Amanda
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
331 25, H04L 700
Patent
active
059265159
ABSTRACT:
A PLL for improving a locking time in a radio communication system, includes: a storage unit for digitally storing a series of different control voltages; a digital/analog converter for converting a read control voltage into an analog control voltage; a voltage controlled oscillator oscillating at a frequency in accordance with a level of a supplied analog control voltage or signal; a variable divider for frequency dividing the voltage controlled oscillator output in accordance with a variable dividing ratio determined by a system operating mode; a phase comparator for comparing a phase of the variable divider output with an externally supplied reference signal, and for outputting a phase difference signal indicative of a comparison result; a low-pass filter low-pass for filtering the phase difference signal; a level detector for comparing a level of the low-pass filter output with a reference level, and for generating a digital comparison result signal; a controller for reading one of the series of stored control voltages using the level detector output supplied to the digital/analog converter, and for performing a read operation until the level detector output is within a predetermined range; and a switch for supplying the digital/analog converter output to the voltage controlled oscillator.
REFERENCES:
patent: 3854102 (1974-12-01), Seipel et al.
patent: 3898690 (1975-08-01), Desai
patent: 3903482 (1975-09-01), Pausini et al.
patent: 4103250 (1978-07-01), Jacskon
patent: 4135166 (1979-01-01), Marchetti
patent: 4336616 (1982-06-01), Carson et al.
patent: 4613826 (1986-09-01), Masuko et al.
patent: 4629999 (1986-12-01), Hatch et al.
patent: 4677394 (1987-06-01), vollmer
patent: 4704585 (1987-11-01), Lind
patent: 4752749 (1988-06-01), Moger
patent: 4816774 (1989-03-01), Martin
patent: 4864253 (1989-09-01), Zwack
patent: 4942371 (1990-07-01), Kashiwaba et al.
patent: 4980652 (1990-12-01), Tarusawa et al.
patent: 5028885 (1991-07-01), Voigt et al.
patent: 5036295 (1991-07-01), Kamitani
patent: 5055800 (1991-10-01), Black et al.
patent: 5055801 (1991-10-01), Koga et al.
patent: 5059924 (1991-10-01), Jennings
patent: 5068752 (1991-11-01), Tanaka et al.
patent: 5146187 (1992-09-01), Vandegraaf
patent: 5170130 (1992-12-01), Ichihara
patent: 5184092 (1993-02-01), Shahriary et al.
patent: 5206726 (1993-04-01), Okuda
patent: 5272452 (1993-12-01), Adachi et al.
patent: 5355098 (1994-10-01), Iwasaki
patent: 5367269 (1994-11-01), Yanagidaira et al.
patent: 5389899 (1995-02-01), Yahagi et al.
patent: 5444420 (1995-08-01), Wernlund
patent: 5477194 (1995-12-01), Nagakura
patent: 5557648 (1996-09-01), Ishihara
patent: 5561400 (1996-10-01), Iguchi et al.
Bushnell Esq. Robert E.
Le Amanda
Samsung Electronics Co,. Ltd.
LandOfFree
Phase locked loop for improving a phase locking time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase locked loop for improving a phase locking time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop for improving a phase locking time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1329081