Electrical computers and digital processing systems: processing – Processing control – Specialized instruction processing in support of testing,...
Reexamination Certificate
2011-07-26
2011-07-26
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Specialized instruction processing in support of testing,...
C717S127000
Reexamination Certificate
active
07987345
ABSTRACT:
A system comprising a plurality of execution units configured to execute, at least in part, a plurality of instruction threads; a plurality of performance monitors, each performance monitor being configured to collect performance information related to the execution of at least one instruction thread; a selected thread identifier configured to provide, during operation, the selection of at least one instruction thread; and a performance manager configured to filter, utilizing the selected thread, the information collected by the plurality of performance monitors.
REFERENCES:
patent: 5463775 (1995-10-01), DeWitt et al.
patent: 5796939 (1998-08-01), Berc et al.
patent: 5835705 (1998-11-01), Larsen et al.
patent: 6052708 (2000-04-01), Flynn et al.
patent: 6098169 (2000-08-01), Ranganathan
patent: 6256775 (2001-07-01), Flynn
patent: 7197652 (2007-03-01), Keller et al.
patent: 7779238 (2010-08-01), Kosche et al.
Neuman Darren
Silyaev Vladimir
Brake Hughes Bellermann LLP
Broadcom Corporation
Coleman Eric
LandOfFree
Performance monitors in a multithreaded processor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Performance monitors in a multithreaded processor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance monitors in a multithreaded processor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2635255