PCI bridge with upstream memory prefetch and buffered memory wri

Details PCI bridge with upstream memory prefetch and buffered memory wri PCI bridge with upstream memory prefetch and buffered memory wri

1997-09-12

1999-11-09

Sheikh, Ayaz R.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710128, G06F 1300

Patent

active

059833068

ABSTRACT:
A bus bridge circuit having at least one register to store address ranges to enable or disable prefetch in upstream memory read transactions or upstream write transaction buffering/posting data to specific devices. The use of address ranges allows the present invention to provide selectable control of prefetch for upstream memory read transaction flow. This feature allows the continued use of read prefetch for targets that allow upstream read prefetch while disabling upstream read prefetch for targets that do not allow upstream read prefetch. Additionally, the use of the address range allows upstream memory write transaction flow without utilizing data buffering or posting for specific targets. This feature provides immediate delivery of upstream data to selected targets by selectively disabling buffering/posting of upstream memory write commands as performed by a FIFO buffer. Thus providing immediate delivery of upstream data to selected targets while buffering/posting upstream memory write commands for other targets.

REFERENCES:
patent: 4965723 (1990-10-01), Kirk et al.
patent: 5083260 (1992-01-01), Tsuchiya
patent: 5113369 (1992-05-01), Kinoshita
patent: 5257391 (1993-10-01), DuLac et al.
patent: 5263139 (1993-11-01), Testa et al.
patent: 5301281 (1994-04-01), Kennedy
patent: 5333277 (1994-07-01), Searls
patent: 5345565 (1994-09-01), Jibbe et al.
patent: 5353415 (1994-10-01), Wolford et al.
patent: 5379384 (1995-01-01), Solomon
patent: 5392407 (1995-02-01), Heil et al.
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5522050 (1996-05-01), Amini et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5548730 (1996-08-01), Young et al.
patent: 5557758 (1996-09-01), Bland et al.
patent: 5559968 (1996-09-01), Stancil et al.
patent: 5560022 (1996-09-01), Dunstan et al.
patent: 5574937 (1996-11-01), Narain
patent: 5581714 (1996-12-01), Amini et al.
patent: 5586268 (1996-12-01), Chen et al.
patent: 5590377 (1996-12-01), Smith
patent: 5594882 (1997-01-01), Bell
patent: 5608876 (1997-03-01), Cohen et al.
patent: 5631912 (1997-05-01), Mote, Jr.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5634033 (1997-05-01), Stewart et al.
patent: 5644470 (1997-07-01), Benedict et al.
patent: 5664122 (1997-09-01), Rabe et al.
patent: 5771387 (1998-06-01), Young et al.
PCI Local Bus Specification Revision 2.1; PCI Special Interest Group, Jun. 1, 1995, p. 4.
EDN--Electrical Design News, vol. 40, No. 13, Jun. 22, 1995, Newton, MA, US, pp. 16 & 18; Intel i960JF Integrates PCI Interface.
Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors; Oct. 10-12, 1994; Cambridge, MA, US, pp. 409-412; M.J. Garcia et al: Single Chip PCI Bridge and Memory Controller for PowerPC Microprocessors.
A Case for Redundant Arrays of Inexpensive Disks (RAID); David A. Patterson et al.; Dec. 1987; pp. 1-24.
IBM Technical Disclosure Bulletin; Method for Improving Peripheral Component Interconnect Bus Bandwidth for Systems with Limited Prefetch; vol. 40 No. 01; Jan., 1997; pp. 23-25.
PCI to PCI Bridge Architecture Specification, Revision 1.0, Apr. 5, 1994.

Affiliated with

Also associated with

Rating

PCI bridge with upstream memory prefetch and buffered memory wri does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PCI bridge with upstream memory prefetch and buffered memory wri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PCI bridge with upstream memory prefetch and buffered memory wri will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1470232