Patterned backside stress engineering for transistor...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S228000, C438S587000, C438S770000, C257SE21633, C257SE21703

Reexamination Certificate

active

07371630

ABSTRACT:
Some embodiments of the present invention include selectively inducing back side stress opposite transistor regions to optimize transistor performance.

REFERENCES:
patent: 6806151 (2004-10-01), Wasshuber et al.
patent: 7169659 (2007-01-01), Rotondaro et al.
patent: 2005/0208776 (2005-09-01), Krishnan et al.
patent: 2006/0024873 (2006-02-01), Nandakumar et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Patterned backside stress engineering for transistor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Patterned backside stress engineering for transistor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Patterned backside stress engineering for transistor... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2759825

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.