Parametric-based semiconductor design

Details Parametric-based semiconductor design Parametric-based semiconductor design

2006-12-15

2009-02-03

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C703S016000

Reexamination Certificate

active

07487477

ABSTRACT:
A parametric-based design methodology interlocks the design of library elements used in a semiconductor product design with the testing protocol used for the resulting semiconductor products such that parametric assumptions made regarding library elements used in a semiconductor product design may be used to disposition products such as semiconductor chips incorporating a semiconductor product design. In particular, a parametric measurement element is incorporated into a product design along with one or more library elements, with the parametric measurement element used to test one or more parametric design points that are associated with the library elements when the product design is used in a manufactured product.

REFERENCES:
patent: 5068823 (1991-11-01), Robinson
patent: 6490708 (2002-12-01), Cohn et al.
patent: 7003742 (2006-02-01), Saxena et al.
patent: 7243320 (2007-07-01), Chiu et al.
patent: 2002/0133791 (2002-09-01), Cohn et al.
patent: 2004/0015793 (2004-01-01), Saxena et al.
patent: 2005/0091629 (2005-04-01), Eisenstadt et al.
patent: 2006/0150129 (2006-07-01), Chiu et al.
patent: 2006/0190790 (2006-08-01), Pilling et al.
patent: 2006/0195726 (2006-08-01), Ishizuka
patent: 2007/0106967 (2007-05-01), Inoue et al.
patent: 2008/0133202 (2008-06-01), Tseng et al.
Abele et al., “Mixed-Signal Characterization Environments for Analog to Digital Converters”, 48th Midwest Symposium on Circuits and Systems, vol. 2, Aug. 7-10, 2005, pp. 1147-1150.
Bhardwaj et al., “A Framework for Statistical Timing Analysis Using Non-Linear Delay and Skew Models”, IEEE/ACM International Conference on Computer-Aided Design, Nov. 2006, pp. 225-230.
Harish et al., “Modeling of the Effects of Process Variations on Circuit Delay at 65nm”, 2005 IEEE Conference on Electron Devices and Solid-State Circuits, Dec. 19-21, 2005, pp. 761-764.
Hu et al., “Fast-Yet-Accurate PVT Simulation by Combined Direct and Iterative Methods”, IEEE/ACM International Conference on Computer-Aided Design, Nov. 6-10, 2005, pp. 495-501.
Singh et al., “Statistical Technology Mapping for Parametric Yield”, IEEE/ACM International Conference on Computer-Aided Design, Nov. 6-10, 2005, pp. 511-516.
Zanella et al., “Modeling of Substrate Noise Injected by Digital Filters”, 2001 International Symposium on Quality Electronic Design, Mar. 26-28, 2001, pp. 488-492.
Cabbibo, A. et al., “Feed Forward Test Methodology Utilizing Device Identification”, ITC International Test Conference, IEEE (Feb. 2004), Paper 23.1, 0-7803-8580-Feb. 2004, pp. 655-660.
Anand, Darren L., “A System for Acquiring Device Parameters”, U.S. Appl. No. 11/459,367, filed Jul. 24, 2006.

Affiliated with

Also associated with

Rating

Parametric-based semiconductor design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parametric-based semiconductor design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parametric-based semiconductor design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4054999