Parallel processing redundancy scheme for faster access times an

Details Parallel processing redundancy scheme for faster access times an Parallel processing redundancy scheme for faster access times an

1997-03-27

1998-09-15

Dinh, Son T.

Static information storage and retrieval

Read/write circuit

Bad bit

371 103, G01C 700

Patent

active

058089462

ABSTRACT:
A parallel processing redundancy memory circuit. The circuit includes parallel data paths for regular memory columns and redundant columns. An input/output buffer is coupled to the parallel paths and receives I/O selection bits. In operation, address drivers simultaneously access both the regular memory and the redundant columns. The input/output buffer then selects the appropriate data path, as determined by the I/O selection bits, for writing or reading data.

REFERENCES:
patent: 4250570 (1981-02-01), Tsang et al.
patent: 4389715 (1983-06-01), Eaton et al.
patent: 4459685 (1984-07-01), Sijd et al.
patent: 4807191 (1989-02-01), Flannagan
patent: 4881200 (1989-11-01), Urai
patent: 4885720 (1989-12-01), Ferris et al.
patent: 5265054 (1993-11-01), McClure
patent: 5287310 (1994-02-01), Schreck et al.
patent: 5343439 (1994-08-01), Hoshino

Affiliated with

Also associated with

Rating

Parallel processing redundancy scheme for faster access times an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel processing redundancy scheme for faster access times an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processing redundancy scheme for faster access times an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-95601