Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1997-10-29
2000-06-06
Moise, Emmanuel L.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714715, G01R 3128
Patent
active
060732636
ABSTRACT:
A parallel processing pattern generation system for an integrated circuit tester includes two pattern memories, a main pattern generator, and two auxiliary pattern generators. Each pattern memory may receive and store data patterns from a host computer before the test. All three pattern generators may produce data pattern sequences in a variety of ways by executing separately stored algorithmic programs. The pattern sequences generated by each of the two auxiliary pattern generators separately address the two pattern memories so that either one or both of the two pattern memories may read out pattern data during a test. The main pattern generator includes a routing circuit for receiving as inputs a portion of the pattern data generated by the main pattern generator itself and the pattern data read out of the two pattern memories. The routing circuit, controlled by another portion of the pattern data produced by the main pattern generator, selects from among its inputs on a bit-by-bit, cycle-by-cycle basis to provide pattern data for controlling tester activities during each cycle of a test.
REFERENCES:
patent: 4905183 (1990-02-01), Kawaguchi et al.
patent: 5432797 (1995-07-01), Takano
patent: 5883905 (1999-03-01), Eastburn
Arkin Brian J.
Gillette Garry C.
Scott David
Abraham Esaw
Credence Systems Corporation
Moise Emmanuel L.
LandOfFree
Parallel processing pattern generation system for an integrated does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel processing pattern generation system for an integrated , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processing pattern generation system for an integrated will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2224349