Parallel data interface and method for high-speed timing...

Details Parallel data interface and method for high-speed timing... Parallel data interface and method for high-speed timing...

2006-06-27

2006-06-27

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

Using delay

C327S152000, C327S295000, C714S744000

Reexamination Certificate

active

07069458

ABSTRACT:
A parallel data interface and method is provided herein, which adjusts a timing relationship of a clock signal to not only minimize clock skew, but to also compensate for noise components that may affect one or more paths of a parallel data bus. In some embodiments, the parallel data interface includes a first phase generator coupled to generate a first plurality of time delay pulses, and a first phase selector adapted to select one of the first plurality of time delay pulses to adjust the timing of a clock signal to sample each and every one of the plurality of data signals between minimum setup and hold time thresholds. In some embodiments, the parallel data interface includes a second phase generator coupled to generate a second plurality of time delay pulses, and a second phase selector adapted to select one of the second plurality of time delay pulses to adjust the timing of the clock signal to output the plurality of data signals from the data interface at least an amount of time (i.e., an access time) after the adjusted clock transition is output from the data interface.

REFERENCES:
patent: 5621774 (1997-04-01), Ishibashi et al.
patent: 6105144 (2000-08-01), Wu
patent: 6137336 (2000-10-01), Baba et al.
patent: 6502212 (2002-12-01), Coyle et al.
patent: 6775339 (2004-08-01), Wildes et al.

Affiliated with

Also associated with

Rating

Parallel data interface and method for high-speed timing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel data interface and method for high-speed timing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel data interface and method for high-speed timing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3648056