Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2005-06-10
2009-02-24
Abraham, Esaw T (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S735000, C714S789000, C365S201000, C324S210000
Reexamination Certificate
active
07496808
ABSTRACT:
An embodiment is a circuit including 2n−1first comparators to generate a first result by comparing data from at least two of 2nmemory cells to which test pattern data are written. 2n−1first switching circuits provide the first result or a disable signal responsive to a first switching signal. And 2n−2second comparators generate a second result by comparing signals output from some of the 2n−1first switching circuits. N may be a natural number greater than or equal to three.
REFERENCES:
patent: 5416741 (1995-05-01), Ohsawa
patent: 5646897 (1997-07-01), Yukutake et al.
patent: 5809225 (1998-09-01), Ohsawa et al.
patent: 5892721 (1999-04-01), Kim
patent: 5991903 (1999-11-01), Shin et al.
patent: 6064601 (2000-05-01), Yoo et al.
patent: 6636998 (2003-10-01), Lee et al.
patent: 6662315 (2003-12-01), Gradinariu et al.
patent: 6853597 (2005-02-01), Jain
patent: 6909650 (2005-06-01), Ryu et al.
patent: 6968483 (2005-11-01), Hartmann
patent: EP0615252 (1994-01-01), None
patent: 10-10204 (1998-01-01), None
patent: 2002-260398 (2002-09-01), None
English language abstract of the Japanese Publication No. 10-10204.
English language abstract of the Japanese Publication No. 2002-260398.
Kim Young-Suk
Lee Mahn-Joong
Abraham Esaw T
Marger & Johnson & McCollom, P.C.
Samsung Electronics Co,. Ltd.
LandOfFree
Parallel bit test circuit in semiconductor memory device and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel bit test circuit in semiconductor memory device and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel bit test circuit in semiconductor memory device and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4056541