Page buffer for flash memory device

Static information storage and retrieval – Read/write circuit – Precharge

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185170, C365S185220, C365S189050

Reexamination Certificate

active

07099213

ABSTRACT:
The disclosed is a page buffer of a flash memory device. In accordance with the present invention, a latch is controlled through a program verification signal, a latch signal, and latch data in a page buffer during a program verification. As a result, there are many advantages. First, in the event that the program verification is performed after programming once more, a passed cell is not sensed again and maintains its value. Second, it is possible to prevent a problem caused by a sensing operation as well as a verification error due to an external factor. As a result, program operation errors can be prevented.

REFERENCES:
patent: 5835414 (1998-11-01), Hung et al.
patent: 5982663 (1999-11-01), Park
patent: 6067248 (2000-05-01), Yoo
patent: 6768682 (2004-07-01), Yano et al.
patent: 6813187 (2004-11-01), Lee
patent: 6826082 (2004-11-01), Hwang et al.
patent: 6937510 (2005-08-01), Hosono et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Page buffer for flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Page buffer for flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Page buffer for flash memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3675183

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.