Page buffer circuit of flash memory device with reduced...

Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185330, C365S189011

Reexamination Certificate

active

07149130

ABSTRACT:
A page buffer circuit of a flash memory device has small consumption power. The page buffer circuit utilizes different voltages are supplied to the latch circuits in the standby and normal modes to reduce consumption power in the standby mode.

REFERENCES:
patent: 5936890 (1999-08-01), Yeom
patent: 5982663 (1999-11-01), Park
patent: 6031760 (2000-02-01), Sakui et al.
patent: 6671204 (2003-12-01), Im
patent: 6717857 (2004-04-01), Byeon et al.
patent: 6826082 (2004-11-01), Hwang et al.
patent: 6963509 (2005-11-01), Ju
patent: 6996014 (2006-02-01), Lee et al.
patent: 7016229 (2006-03-01), Kim
patent: 2005/0254301 (2005-11-01), Kim
patent: 2006/0007774 (2006-01-01), Zanardi et al.
patent: 2006/0039197 (2006-02-01), Khouri et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Page buffer circuit of flash memory device with reduced... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Page buffer circuit of flash memory device with reduced..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Page buffer circuit of flash memory device with reduced... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3702521

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.