Oxide formation technique using thin film silicon deposition

Details Oxide formation technique using thin film silicon deposition Oxide formation technique using thin film silicon deposition

1998-11-10

2000-03-21

Bowers, Charles

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438264, 438287, 438762, 438703, 438770, H01L 21316

Patent

active

060402075

ABSTRACT:
A semiconductor process in which a silicon film is chemically vapor deposited upon a native oxide film as part of the gate oxide formation process. The invention contemplates a method of forming a thin gate dielectric semiconductor transistor. A semiconductor substrate which includes a native oxide film on an upper region of a silicon bulk is provided and a silicon film is deposited on the native oxide film. A first oxide film is then formed on a the native oxide film by thermally oxidizing a portion of the silicon film proximal to the native oxide film such that the thin gate dielectric comprises the native oxide film and the first oxide film. Thereafter, a conductive gate is formed on the thin gate dielectric and a pair of source/drain structures are formed within a pair of source/drain regions of the semiconductor substrate. The pair of source/drain structures are laterally displaced on either side of the channel region of the semiconductor substrate. In one embodiment the process further includes the step, prior to the formation of the first oxide layer, of thinning the silicon layer by removing an upper portion of the silicon layer. In one embodiment, a barrier dielectric is deposited on an upper surface of the silicon film prior to the step of forming the first oxide film. In still another embodiment, the process further includes the step of depositing a barrier dielectric after the formation of the first oxide film and prior to the formation of the conductive gate.

REFERENCES:
patent: 4098618 (1978-07-01), Crowder et al.
patent: 4551910 (1985-11-01), Patterson
patent: 4682407 (1987-07-01), Wilson et al.
patent: 4707721 (1987-11-01), Ang et al.
patent: 4729009 (1988-03-01), Ang
patent: 4737474 (1988-04-01), Price
patent: 4774197 (1988-09-01), Haddad et al.
patent: 4776925 (1988-10-01), Fossum et al.
patent: 4808261 (1989-02-01), Ghidini et al.
patent: 4851257 (1989-07-01), Young et al.
patent: 4866002 (1989-09-01), Shizukuishi et al.
patent: 4922319 (1990-05-01), Fukushima
patent: 5043780 (1991-08-01), Fazan et al.
patent: 5066995 (1991-11-01), Young et al.
patent: 5082797 (1992-01-01), Chan et al.
patent: 5102832 (1992-04-01), Tuttle
patent: 5138411 (1992-08-01), Sandhu
patent: 5172200 (1992-12-01), Muragishi et al.
patent: 5191509 (1993-03-01), Wen
patent: 5208176 (1993-05-01), Ahmad et al.
patent: 5250456 (1993-10-01), Bryant
patent: 5254489 (1993-10-01), Nakata
patent: 5286992 (1994-02-01), Ahrens et al.
patent: 5308787 (1994-05-01), Hong et al.
patent: 5330920 (1994-07-01), Soleimani et al.
patent: 5330935 (1994-07-01), Dobuzinsky et al.
patent: 5340764 (1994-08-01), Larsen et al.
patent: 5358894 (1994-10-01), Fazan et al.
patent: 5371028 (1994-12-01), Koh
patent: 5429966 (1995-07-01), Wu
patent: 5432114 (1995-07-01), O
patent: 5480828 (1996-01-01), Hsu et al.
patent: 5502009 (1996-03-01), Lin
patent: 5576226 (1996-11-01), Hwang
patent: 5576266 (1996-11-01), Flosenzier et al.
patent: 5576570 (1996-11-01), Ohsawa et al.
patent: 5597756 (1997-01-01), Fazan
patent: 5780342 (1998-07-01), Wang
patent: 5940736 (1999-08-01), Brady
Naito et al., "Effect of Bottom Oxide on the Integrity of Interpolysilicon Ultrathin ONO Films," Journal of the Electrochemical Society, vol. 137, No. 2, Feb. 1, 1990, pp. 635-638.
Cheung, "Plasma Immersion Ion Implantation for ULSI Processing," Trends & Applications, 1991, pp. 811-820.
Wolf et al., "Silicon Processing for the VLSI Era, vol. 1, Process Technology," pp. 198-218.
Patent Abstracts of Japan, Publication No. 01183844, Publication Date Jul. 21, 1989, Application Date Jan. 19, 1988, Application No. 63008901.
Scott et al., "Blocking of Silicon Oxidation by Low-Dose Nitrogen Implantation," Applied Physics A/Solids & Surfaces, vol. A45, No. 1, Jan. 1, 1988, pp. 73-76.
Wolf et al., "Silicon Processing for the VLSI Era, vol. 1, Process Technology," p. 321.
Molle et al., "Nitrogen Implantation for Local Oxidation of Silicon," Nuclear Instruments & Methods in Physics Research, Section B, vol. B55, Nos. 1, 4, Apr. 2, 1991, pp. 860-865.
Kuroi et al., "Novel NICE Structure for High Reliability and High Performance 0.25 micron Dual Gate CMOS," IEDM, pp. 325-328.
Ahn et al., "High Quality Ultrathin Gate Dielectrics Formation by Thermal Oxidation of Si in N.sub.2 O," J. Electrochem. Soc., vol. 138, No. 9, Sep. 1991, pp. L39-L41.
Doyle et al., "Simultaneous Growth of Different Thickness Gate Oxides in Silicon CMOS Processing," IEEE Electron Device Letters, vol. 16, No. 7, Jul. 1995, pp. 301-302.
Philipossian et al., "Kinetics of Oxide Growth during Reoxidation of Lightly Nitrided Oxides," J. Electrochem. Soc., vol. 139, No. 9, Sep. 1992, pp. L82-L83.
Abbas et al., "Improvement of the Gate-Region Integrity in FET Devices," IBM Technical Disclosure Bulletin, vol. 14, No. 11, Apr. 1972, pp. 3348-3350.

Affiliated with

Also associated with

Rating

Oxide formation technique using thin film silicon deposition does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Oxide formation technique using thin film silicon deposition, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Oxide formation technique using thin film silicon deposition will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-729951