Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1998-09-21
2000-04-04
Nelms, David
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365154, G11C 1604
Patent
active
060469420
ABSTRACT:
An application-specific SRAM memory cell includes first and second cross-coupled inverters coupled at first and second nodes for storing a bit of information at the first node and a complement of the bit at the second node, first and second series-connected transistors for coupling a write data signal to the first node in response to a write address signal and a clock having high logical values, third, fourth and fifth series-connected transistors for coupling the second node to ground in response to the write data signal, the write address signal and the clock having high logical values, a sixth transistor for coupling the bit to a read data line in response to a read address signal having a high logical value, a seventh transistor for coupling the complement of the bit to a third node in response to the read address signal having a high logical value, an eighth transistor for coupling the read data line to a power supply terminal in response to the third node having a low logical value, and a ninth transistor for coupling the third node to the power supply terminal in response to the read data line having a low logical value. In memory structures such as register files or arrays, the eighth and ninth transistors provide an output stage that can be shared by each memory cell coupled to the read data line.
REFERENCES:
patent: 5047979 (1991-09-01), Leung
patent: 5307322 (1994-04-01), Usami et al.
patent: 5473562 (1995-12-01), Liu
patent: 5493536 (1996-02-01), Aoki
patent: 5532958 (1996-07-01), Jiang et al.
patent: 5768178 (1998-06-01), McLaury
patent: 5796665 (1998-08-01), Ternullo, Jr. et al.
patent: 5864511 (1999-01-01), Sato
DiGregorio Luigi
Hwang Yi-Ren Warry
Advanced Micro Devices , Inc.
Koestner Ken J.
Nelms David
Nguyen Vanthu
LandOfFree
Output buffer including an application-specific SRAM memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output buffer including an application-specific SRAM memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer including an application-specific SRAM memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-371477