Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2011-08-02
2011-08-02
Cho, James (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S026000
Reexamination Certificate
active
07990175
ABSTRACT:
An output buffer circuit includes a control unit and an output driver. The control unit generates a control signal in response to a mode signal applied from an internal circuit. The output driver selectively performs a driver operation, a termination operation or an electrostatic discharge (ESD) protection operation in response to the control signal.
REFERENCES:
patent: 5311083 (1994-05-01), Wanlass
patent: 6026456 (2000-02-01), Ilkbahar
patent: 6051989 (2000-04-01), Walck
patent: 6424170 (2002-07-01), Raman et al.
patent: 6937055 (2005-08-01), Roy et al.
patent: 7834654 (2010-11-01), Millar
patent: 08335871 (1996-12-01), None
patent: 11055106 (1999-02-01), None
Cho James
Samsung Electronics Co,. Ltd.
Volentine & Whitt PLLC
LandOfFree
Output buffer circuit and integrated circuit including same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output buffer circuit and integrated circuit including same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer circuit and integrated circuit including same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2627252