Static information storage and retrieval – Read/write circuit – Precharge
Reexamination Certificate
2007-06-07
2009-10-20
Tran, Michael T (Department: 2827)
Static information storage and retrieval
Read/write circuit
Precharge
C365S205000
Reexamination Certificate
active
07606093
ABSTRACT:
A circuit and method provide a charge sharing function during skewed data bus conditions in an integrated circuit memory. The charge sharing circuit includes two additional circuit blocks, one coupled to each of the capacitive lines in the charge-sharing line set, to provide the charge recycling feature. An extra clock signal is active one cycle early during a first clock period to trigger an extra drive circuit to generate a voltage differential on a first capacitive line that is similar to the voltage level generated when real data is being propagated. The presence of an extra voltage signal on the first capacitive line takes place earlier than what would normally happen and allows for proper charge sharing between a second capacitive line and the first capacitive line. Also, there is an additional control signal associated with a last clock period following normal non-skewed charge sharing. The additional control signal triggers a reference read circuit to generate data and a voltage on the first capacitive lines similar to the voltage present during real data for proper charge sharing. The additional read and drive circuit blocks are partial copies of the normal read and drive circuits so that a matching voltage can be generated on the appropriate capacitive signal lines.
REFERENCES:
patent: 6134153 (2000-10-01), Lines et al.
patent: 6434079 (2002-08-01), Kim
patent: 7443752 (2008-10-01), Ha
patent: 2006/0171211 (2006-08-01), Shin
patent: 2007/0014171 (2007-01-01), Ha
patent: 2007/0182451 (2007-08-01), Kim
Yamauchi, Hiroyuki, Akamatsu, Hironori, Fujita, Tsutomu, An Asymptotically Zero Power Charge-Recycling Bus Architecture for Battery-Operated Ultrahigh Data Rate ULSI's, IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995, pp. 423-431.
Rajapandian, Saravanan, Shepard, Kenneth L., Hazucha, Peter, Karnik, Tanay, High-Voltage Power Delivery Through Charge Recycling, IEEE Journal of Solid-State Circuits, vol. 41, No. 6, Jun. 2006, pp. 1400-1410.
Hardee Kim C.
Parris Michael C.
Hogan & Hartson LLP
Kubida William J.
Meza Peter J.
Sony Corporation
Tran Michael T
LandOfFree
Optimized charge sharing for data bus skew applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimized charge sharing for data bus skew applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimized charge sharing for data bus skew applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4115337