Electrical computers and digital processing systems: virtual mac – Virtual machine task or process management
Reexamination Certificate
2011-01-11
2011-01-11
Bullock, Jr., Lewis A (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Virtual machine task or process management
C718S102000
Reexamination Certificate
active
07870551
ABSTRACT:
A mechanism is provided for biasing placement of a software thread on a currently idle and dispatched processor. The operating system starts with the last logical processor on which the software thread ran and determines whether that processor is idle and dispatched and considers each logical processor until a currently dispatched and idle logical processor is found. If a currently dispatched and idle logical processor is not found, then the operating system biases placing the software thread on an idle logical processor.
REFERENCES:
patent: 5063500 (1991-11-01), Shorter
patent: 5185861 (1993-02-01), Valencia
patent: 5261053 (1993-11-01), Valencia
patent: 5345590 (1994-09-01), Ault et al.
patent: 5692193 (1997-11-01), Jagannathan et al.
patent: 5802386 (1998-09-01), Kahle et al.
patent: 5872972 (1999-02-01), Boland et al.
patent: 6058466 (2000-05-01), Panwar et al.
patent: 6243788 (2001-06-01), Franke et al.
patent: 6615316 (2003-09-01), McKenney et al.
patent: 6625638 (2003-09-01), Kubala et al.
patent: 6665699 (2003-12-01), Hunter et al.
patent: 6996822 (2006-02-01), Willen et al.
patent: 7178145 (2007-02-01), Bono
patent: 7318128 (2008-01-01), Dice
patent: 7340522 (2008-03-01), Basu et al.
patent: 7464380 (2008-12-01), Hempel
patent: 2002/0004966 (2002-01-01), Wakat et al.
patent: 2005/0210472 (2005-09-01), Accapadi et al.
patent: 2006/0036810 (2006-02-01), Accapadi et al.
patent: 2006/0133418 (2006-06-01), Anand
patent: 2006/0168217 (2006-07-01), Anand
patent: 2006/0206891 (2006-09-01), Armstrong et al.
patent: 2007/0061805 (2007-03-01), Brenner
patent: 2007/0271563 (2007-11-01), Anand et al.
patent: 2008/0235684 (2008-09-01), Anand et al.
patent: 2009/0235270 (2009-09-01), Anand et al.
Fowler, Robert J., Kontothanassis Leonidas I., Mercury: Object-Affinity Scheduling and Continuation Passing on Multiprocessors, Springer Berlin/Heidelberg, vol. 817, pp. 661-676, 1994.
M. S. Squillante, Issues in Shared-Memory Multiprocessor Scheduling: A Performance Evaluation. PhD thesis, Department of Computer Science and Engineering, University of Washington, Oct. 1990.
U.S. Appl. No. 11/077,324, filed Mar. 10, 2005, Armstrong et al.
Anand et al., “Method, Apparatus, and Program for Heuristic Based Affinity Dispatching for Shared Processor Partition Dispatching”, IBM Corporation, U.S. Appl. No. 11/419,019, filed May 18, 2006.
USPTO U.S. Appl. No. 11/419,019; Image File Wrapper printed from PAIR, Jun. 29, 2010, 1 page.
USPTO U.S. Appl. No. 12/130,064; Image File Wrapper printed from PAIR, Jun. 29, 2010, 2 pages.
USPTO U.S. Appl. No. 12/130,090; Image File Wrapper printed from PAIR, Jun. 29, 2010, 1 page.
Notice of Allowance mailed Aug. 19, 2010 for U.S. Appl. No. 11/419,019; 20 pages.
Office Action dated Aug. 5, 2010 in U.S. Appl. No. 12/130,064, 28 pages.
Response to Office Action filed with the USPTO on Nov. 4, 2010 for U.S. Appl. No. 12/130,064; 12 pages.
Anand Vaijayanthimala K.
Burdick Dean J.
Olszewski Bret R.
Baca Matthew W.
Bullock, Jr. Lewis A
International Business Machines - Corporation
Kumabe Blake
Tkacs Stephen R.
LandOfFree
Optimization of thread wake up for shared processor partitions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimization of thread wake up for shared processor partitions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization of thread wake up for shared processor partitions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2687319