Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2004-11-01
2008-03-25
Chang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07350164
ABSTRACT:
Optimization design method for configurable analog circuits and devices resulting from same. An implementation fabric for a given application domain can be accurately pre-characterized in terms of devices and parasitics. Customization structures are designed and characterized to be applied to the fabric to customize a device for a particular application. In some embodiments, characterization is accomplished by formulating a configurable design problem as an optimization with recourse problem, for example, a geometric programming with recourse (GPR) problem. Devices can be produced for multiple applications from the application domain using the same optimized fabric to provide predictable performance.
REFERENCES:
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 6269277 (2001-07-01), Hershenson et al.
patent: 6864822 (2005-03-01), Gulati et al.
patent: 7162402 (2007-01-01), Daems et al.
patent: 7185301 (2007-02-01), Hao et al.
patent: 2004/0172609 (2004-09-01), Hassibi et al.
patent: 2006/0112355 (2006-05-01), Pileggi et al.
Xu, et al., “ORACLE: Optimization with Recourse of Analog Circuits Including Layout Extraction,”DAC 2004, Jun. 2004.
Hershenson et al., “Optimization of Inductor Circuits via Geometric Programming,”Proceedings for the 36th ACM/IEEE Conference on Design Automation(DAC '99), Jun. 1999.
Boyd et al.,Convex Optimization, Cambridge University Press, New York, 2004.
Joseph Mitola III,Software Radio Architecture: Object-Oriented Approaches to Wireless Systems Engineering, John Wiley & Sons, New York 2000.
Liu et al., “Remembrance of Circuits Past: Macromodeling by data Mining in large Analog Design spaces,”IEEE DAC 2002, Jun. 2002.
Xu, et al., “Metal-mask Configurable RF Front-end Circuits,”2004 IEEE Radio Frequency Integrated Circuits Symposium, Jun. 2004.
Nishikawa et al., “Three-Dimensional MMIC Technology for Low-Cost Millimeter-Wave MMICs,”IEEE Journal of Solid-State Circuits, vol. 36, No. 9, Sep. 2001.
Karimi-Sanjaani et al., “A 2 GHz Merged CMOS LNA and Mixer for WCDMA,”Symposium on VLSI Circuits Dig. Tech. Papers, Jun. 2001, pp. 19-22.
Shana'a et al., “Frequency-Scalable SiGe Bipolar RF Front-End Design,”IEEE Journal of Solid-State Circuits, vol. 36, No. 6, Jun. 2001.
Gulati et al., “A Low-Power Reconfigurable Analog-to-Digital Converter,”IEEE International Solid-State Circuits Conference Dig. Tech. Papers, Feb. 2001 pp. 54-55.
Hershenson et al., “Optimal Design of a CMOS Op-Amp via Geometric Programming,”IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 20, No. 1, Jan. 2001.
Kamogawa, et al., “New Methodology for Microwave/Millimeter-wave MMIC Development,” THIF-34, pp. 1913-1916, Sep. 2001.
Petty et al., “A 5.75b 350MSampel/s or 6.75b 150 MSample/s Reconfigurable Flash ADC for a PRML Read Channel,”IEEE Solid State Circuits Conference Dig. Tech. Papers, Feb. 1998, pp. 148-149.
Yue et al., “On-Chip Spiral Inductors with Patterned Ground Shields for Si-Based RF IC's,”IEEE Journal of Solid-State Circuits, vol. 33, No. 5 May 1998.
Boyd Stephen P.
Pileggi Lawrence
Xu Yang
Carnegie Mellon University
Chang Jack
Dimyan Magid Y.
Moore & Van Allen PLLC
Phillips Steven B.
LandOfFree
Optimization and design method for configurable analog... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimization and design method for configurable analog..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimization and design method for configurable analog... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3976256