Operation mode setting circuit

Details Operation mode setting circuit Operation mode setting circuit

2007-01-23

2007-01-23

Le, Don (Department: 2819)

Electronic digital logic circuitry

With test facilitating feature

C326S038000, C702S120000

Reexamination Certificate

active

11062796

ABSTRACT:
According to the present invention, there is provided an operation mode setting circuit comprising:a plurality of latch circuits each of which receives one of at least two bits contained in an operation mode setting signal for setting an operation mode, and latches and outputs the bit in synchronism with a clock;an inverter which inverts at least one of output signals from said latch circuits; anda logic circuit which receives the output signals from said latch circuits and the signal inverted by said inverter, performs a predetermined logic operation, and outputs a result.

REFERENCES:
patent: 5559744 (1996-09-01), Kuriyama et al.
patent: 5870342 (1999-02-01), Fukuda
patent: 5905690 (1999-05-01), Sakurai et al.
patent: 6269038 (2001-07-01), Itou et al.
patent: 6289469 (2001-09-01), Sakata et al.
patent: 6343048 (2002-01-01), Jung
patent: 6472902 (2002-10-01), Seki et al.
patent: 6651022 (2003-11-01), Endo
patent: 6809975 (2004-10-01), Yamaoka et al.
patent: 2004/0032915 (2004-02-01), Park et al.
patent: 2006/0107082 (2006-05-01), Matsuoka et al.
patent: 2000-30446 (2000-01-01), None
patent: 2001-273054 (2001-10-01), None

Affiliated with

Also associated with

Rating

Operation mode setting circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Operation mode setting circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operation mode setting circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3788419