Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Reexamination Certificate
2006-03-07
2006-03-07
Myers, Paul R. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
System configuring
C710S305000, C711S170000
Reexamination Certificate
active
07010632
ABSTRACT:
A hardware unit (2) for operating memory components comprises a memory controller, a bus and a plurality of interface pins3–6. The bus is connected to the memory controller and to the interface pins. In order to enable a flexible employment of the hardware unit, the memory controller determines the number of memory components (21,31,41,42,51,52,61,62) connected to the interface pins. In case at least one memory component is determined, the memory controller divides the capacity of the bus into as many portions as there are connected memory components, allocates each portion to another group of interface pins to which a separate memory component is connected, and exchanges signals via the bus and the interface pins separately with each connected memory component. The invention relates equally to an electronic device1comprising such a hardware unit and to a corresponding method.
REFERENCES:
patent: 5734843 (1998-03-01), Gephardt et al.
patent: 5862359 (1999-01-01), Nozuyama
patent: 6618777 (2003-09-01), Greenfield
patent: 6662260 (2003-12-01), Wertheim et al.
patent: 6769046 (2004-07-01), Adams et al.
patent: 6889275 (2005-05-01), Vandecappelle et al.
patent: 1 132 819 (2001-09-01), None
patent: 11-065991 (1999-03-01), None
patent: 11-259417 (1999-09-01), None
patent: WO 9315464 (1993-08-01), None
patent: WO 9913407 (1999-03-01), None
Jiang et al.; “PPMB: A Partial-Multiple-Bus Multiprocessor Architecture with Improved Cost-Effectiveness”, IEEE Transactions on Computers; vol. 41, No. 3; Mar. 1992; pp. 361-366.
Tu et al.; “Network Simulations of a General Class of Partial-connection Multiple-bus Systems”; 7th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems; 1999.
Fressola Alfred A.
Myers Paul R.
Nokia Corporation
Stiglic Ryan
Ware Fressola Van Der Sluys & Adolphson LLP
LandOfFree
Operating memory components does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Operating memory components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operating memory components will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3612143