OPC trimming for performance

Details OPC trimming for performance OPC trimming for performance

2005-11-08

2009-12-01

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07627836

ABSTRACT:
An iterative timing analysis is analytically performed before a chip is fabricated, based on a methodology using optical proximity correction techniques for shortening the gate lengths and adjusting metal line widths and proximity distances of critical time sensitive devices. The additional mask is used as a selective trim to form shortened gate lengths or wider metal lines for the selected, predetermined transistors, affecting the threshold voltages and the RC time constants of the selected devices. Marker shapes identify a predetermined subgroup of circuitry that constitutes the devices in the critical timing path. The analysis methodology is repeated as often as needed to improve the timing of the circuit with shortened designed gate lengths and modified RC timing constants until manufacturing limits are reached. A mask is made for the selected critical devices using OPC techniques.

REFERENCES:
patent: 5521837 (1996-05-01), Frankle et al.
patent: 6205570 (2001-03-01), Yamashita
patent: 6578179 (2003-06-01), Shirotori et al.
patent: 6691285 (2004-02-01), Burden et al.
patent: 6711720 (2004-03-01), Chen
patent: 6789248 (2004-09-01), Lu et al.
patent: 6845494 (2005-01-01), Burks et al.
patent: 6928635 (2005-08-01), Pramanik et al.
patent: 2003/0233628 (2003-12-01), Rana et al.
patent: 2004/0103377 (2004-05-01), Eaton et al.
patent: 2004/0230924 (2004-11-01), Williams et al.
patent: 2005/0022141 (2005-01-01), Walker et al.
Kiran Puttaswamy, Kyu-Won Choi, Jun Cheol Park, Vincent J. Mooney III, Abhijit Chatterjee and Peeter Ellervee: “System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory.” ISSS'02, Oct. 2 thru Oct. 4, 2002, Kyoto, Japan; 6 Pages.
Diana Marculescu, Anoop Iyer—Dept. of Electrical & Computer Engineering; “Application-Driven Processor Design Exploration For Power-Performance Trade-Off Analysis” Computer Aided Design, 2001, ICCAD 2001, IEEE/ACM International Conference Publication Date: 2001—Meeting Date: Nov. 4, 2001-Nov. 6, 2001; Location: San Jose, CA, USA pp. 306-313.

Affiliated with

Also associated with

Rating

OPC trimming for performance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with OPC trimming for performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and OPC trimming for performance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4097345