On-die termination circuit and method for reducing on-chip...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S026000

Reexamination Certificate

active

07034565

ABSTRACT:
Provided are an on-die termination (“ODT”) circuit and ODT method which are capable of minimizing consumption of an on-chip DC current, and a memory system which adopts a memory device having the same, where the ODT circuit includes a termination voltage port, a data input/output (“I/O”) port, a first termination resistor, a switch, and a termination enable signal generating circuit; the termination voltage port receives termination voltage from a voltage regulator or a memory controller which is installed outside the memory device; one end of the first termination resistor is connected to the data I/O port; the switch selectively connects the termination voltage port to the other end of the first termination resistor in response to a termination enable signal; the termination enable signal generating circuit generates the termination enable signal in response to a signal which indicates a valid section of input data or that the present period is not a read period during write operations of the memory device, and may also generate the termination enable signal in response to a signal output from a mode register set (“MRS”); and the ODT circuit may include a second termination resistor, one end of which is connected to the data I/O port and the other end of which is connected to the termination voltage port.

REFERENCES:
patent: 5831467 (1998-11-01), Leung et al.
patent: 6356106 (2002-03-01), Greeff et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

On-die termination circuit and method for reducing on-chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-die termination circuit and method for reducing on-chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-die termination circuit and method for reducing on-chip... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3571453

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.