On-chip testing of embedded memories using Address Space...

Details On-chip testing of embedded memories using Address Space... On-chip testing of embedded memories using Address Space...

2006-10-24

2006-10-24

Beausoliel, Robert (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

Reexamination Certificate

active

07127640

ABSTRACT:
A system for on-chip testing of embedded memories using Address Space Identifier (ASI) bus in Scalable Processor ARChitecture (SPARC) microprocessors. An integrated circuit includes a plurality of memory arrays, Address Space Identifier (ASI) bus interface logic connected by an ASI bus to the plurality of memory arrays, and a memory control unit and a memory built-in self-test (MBIST) engine connected to the ASI bus interface logic. Rather than direct access, the MBIST engine utilizes the ASI bus interface logic and the ASI bus to perform memory testing. The MBIST engine, programmed with memory array parameters, includes a programmable state machine controller to which is connected a programmable data generator, a programmable address generator, and a programmable comparator. The data generator provides data as appropriate. The address generator provides addresses as appropriate. The comparator provides test results information for the particular test situation. The MBIST engine generates a test status output.

REFERENCES:
patent: 5173906 (1992-12-01), Dreibelbis et al.
patent: 5491793 (1996-02-01), Somasundaram et al.
patent: 5553082 (1996-09-01), Connor et al.
patent: 5568437 (1996-10-01), Jamal
patent: 5577050 (1996-11-01), Bair et al.
patent: 5764878 (1998-06-01), Kablanian et al.
patent: 5822228 (1998-10-01), Irrinki et al.
patent: 5825785 (1998-10-01), Barry et al.
patent: 5982681 (1999-11-01), Schwarz
patent: 6067262 (2000-05-01), Irrinki et al.
patent: 6367042 (2002-04-01), Phan et al.
patent: 6397349 (2002-05-01), Higgins et al.
Marc E. Levitt, Designing UltraSparc for Testability Design & Test of Computers, IEEE vol. 14, Issue 1, Jan.-Mar. 1997 pp. 10-17.
Parulkar, I. et al., A scalable, low cost design-for-test architecture for UltraSPARC/spl trade/ chip multi-processors Test Conference, 2002. Proceedings. International══Oct. 7-10, 2002 pp. 726-735.
Wolfe, Michael, “High Performance Compilers For Parallel Computing”,Oregon Graduate Institute of Science&Technology, Chapter 6, pp. 166-223, Addison-Wesley Publishing Company, Inc. (1996).

Affiliated with

Also associated with

Rating

On-chip testing of embedded memories using Address Space... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip testing of embedded memories using Address Space..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip testing of embedded memories using Address Space... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3620007